TI,TI公司,TI代理商
TI(德州仪器)| TI产品型号搜索
专营TI元器件,强大的现货交付能力,解决您的采购难题
全流程提供TI现货供应链服务
当前位置:TI公司 > > TI芯片 >> SN74LS297
SN74LS297技术文档下载:
SN74LS297技术文档产品手册下载
SN74LS297 - 产品图解:
http://www.ti.com/cn/lit/gpn/sn74ls297
承诺原装正品
专营TI,真正优化您的供应链
TI产品 - SN74LS297介绍
SN74LS297 - 数字锁相环滤波器

SN74LS297是TI公司的一款锁相环(PLL)/振荡器产品,SN74LS297是数字锁相环滤波器,本页介绍了SN74LS297的产品说明、应用、特性等,并给出了与SN74LS297相关的TI元器件型号供参考。

SN74LS297 - 数字锁相环滤波器 - 锁相环(PLL)/振荡器 - 特殊逻辑 - TI公司(Texas Instruments,德州仪器)

产品描述

The SN54LS297 and SN74LS297 devices are designed to provide a simple, cost-effective solution to high-accuracy, digital, phase-locked-loop applications. These devices contain all the necessary circuits, with the exception of the divide-by-N counter, to build first order phase-locked loops as described in Figure 1.

Both exclusive-OR (XORPD) and edge-controlled (ECPD) phase detectors are provided for maximum flexibility.

Proper partitioning of the loop function, with many of the building blocks external to the package, makes it easy for the designer to incorporate ripple cancellation or to cascade to higher order phase-locked loops.

The length of the up/down K counter is digitally programmable according to the K counter function table. With A, B, C, and D all low, the K counter is disabled. With A high and B, C, and D low, the K counter is only three stages long, which widens the bandwidth or capture range and shortens the lock time of the loop. When A, B, C, and D are all programmed high, the K counter becomes seventeen stages long, which narrows the bandwidth or capture range and lengthens the lock time. Real-time control of loop bandwidth by manipulating the A through D inputs can maximize the overall performance of the digital phase-locked loop.FIGURE 1-SIMPLIFIED BLOCK DIAGRAM

The 'LS297 can perform the classic first-order phase-locked loop function without using analog components. The accuracy of the digital phase-locked loop (DPLL) is not affected by VCC and temperature variations, but depends solely on accuracies of the K clock, I/D clock, and loop propagation delays. The I/D clock frequency and the divide-by-N modulos will determine the center frequency of the DPLL. The center frequency is defined by the relationship fc = I/D Clock /2N(Hz).

产品特性

  • Digital Design Avoids Analog Compensation Errors
  • Easily Cascadable for Higher Order Loops
  • Useful Frequency from DC to:
    • 50 MHz Typical (K Clock)
    • 35 MHz Typical (I/D Clock)

下面可能是您感兴趣的TI公司锁相环(PLL)/振荡器元器件
  • TPS73633-EP - 具有反向电流保护的增强型产品无电容 Nmos 400Ma 低压降稳压器
  • ADS7947 - 12 位、2 MSPS、双通道、伪差动 uPower 串行 SAR ADC
  • DAC8228 - 八路、低功耗、14 位 +/-16.5V 输出并行输入数模转换器
  • ADS6142 - 具有可选并行 CMOS 或 LVDS 输出的低功耗 14 位 65MSPS ADC
  • TPS65251-1 - 三个带集成 FET、4.5V 至 18V 输入、高电流、同步降压的降压开关
  • TPS61181 - 适用于笔记本电脑的 1.5A 白光 LED 驱动器
  • CC2531 - 用于 IEEE 802.15.4 和 ZigBee 应用的片上系统解决方案
  • SN54166 - 并联负载 8 位移位寄存器
  • SN54ALS253 - 具有三态输出的双路 4 选 1 数据选择器/多路复用器
  • TPS3307-33 - 三路处理器监控电路
  • 节约时间成本,提高采购效率,TI官网授权代理
    TI公司|TI德州仪器|德州仪器TI公司代理商|TI芯片代理商
    TI公司产品现货专家,订购TI公司产品不限最低起订量,TI产品大陆现货即时发货,香港库存3-5天发货,海外库存7-10天发货
    寻找全球TI代理商现货货源 - TI公司(德州仪器)电子元件在线订购