TI公司，TI官网，TI代理商
TI(德州仪器)|TI产品型号搜索：
专营TI（德州仪器）元器件，强大的现货交付能力，解决您的采购难题
全流程提供TI（德州仪器）现货供应链服务
当前位置：TI代理 > > TI芯片 >> ADC08D502
ADC08D502技术文档下载：
ADC08D502技术文档产品手册下载
ADC08D502 - 产品图解：
ADC08D502-ADC08D502 高性能、低功耗、双路 8 位、500 MSPS 模数转换器
TI芯片：
承诺原装正品
专营TI德州仪器，真正优化您的供应链
TI产品 - ADC08D502介绍

ADC08D502 - ADC08D502 高性能、低功耗、双路 8 位、500 MSPS 模数转换器

ADC08D502是TI德州仪器公司的一款高速ADC(>10MSPS)产品，ADC08D502是ADC08D502 高性能、低功耗、双路 8 位、500 MSPS 模数转换器，本站介绍了ADC08D502的封装应用图解、特点和优点、功能等，并给出了与ADC08D502相关的TI元器件型号供参考。

ADC08D502 - ADC08D502 高性能、低功耗、双路 8 位、500 MSPS 模数转换器 - 高速ADC(>10MSPS) - 模数转换器 - 德州仪器

产品描述

The ADC08D502 is a dual, low power, high performance CMOS analog-to-digital converter that digitizes signals to 8 bits resolution at sampling rates up to 500 MSPS. Consuming a typical 1.4 Watts at 500 MSPS from a single 1.9 Volt supply, this device is specified to have no missing codes over the full operating temperature range. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal sample-and-hold amplifier and the self-calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing a high 7.5 ENOB with a 250 MHz input signal and a 500 MHz sample rate while providing a 10-18 B.E.R. Output formatting is offset binary and the LVDS digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V.

Each converter has a 1:2 demultiplexer that feeds two LVDS buses and reduces the output data rate on each bus to half the sampling rate.

The converter typically consumes less than 3.5 mW in the Power Down Mode and is available in a 128-lead, thermally enhanced exposed pad HLQFP and operates over the Industrial (-40°C ≤ TA ≤ +85°C) temperature range.

产品特性

  • Internal Sample-and-Hold
  • Single +1.9V ±0.1V Operation
  • Choice of SDR or DDR Output Clocking
  • Multiple ADC Synchronization Capability
  • Specified No Missing Codes
  • Serial Interface for Extended Control
  • Fine Adjustment of Input Full-Scale Range and Offset
  • Duty Cycle Corrected Sample Clock

Key Specifications

  • Resolution: 8 Bits
  • Max Conversion Rate: 500 MSPS (min)
  • Bit Error Rate: 10-18 (typ)
  • ENOB @ 250 MHz Input: 7.5 Bits (typ)
  • DNL: ±0.15 LSB (typ)
  • Power Consumption
    • Operating: 1.4 W (typ)
    • Power Down Mode: 3.5 mW (typ)

下面可能是您感兴趣的TI德州仪器公司高速ADC(>10MSPS)元器件
节约时间成本，提高采购效率，TI官网授权代理
TI公司|TI德州仪器|德州仪器TI公司代理商|TI芯片代理商
TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货
寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购