ADC12DL040 - 双路 12 位、40 MSPS、3V、210mW A/D 转换器

ADC12DL040是TI德州仪器公司的一款高速ADC(>10MSPS)产品，ADC12DL040是双路 12 位、40 MSPS、3V、210mW A/D 转换器，本站介绍了ADC12DL040的封装应用图解、特点和优点、功能等，并给出了与ADC12DL040相关的TI元器件型号供参考。

ADC12DL040 - 双路 12 位、40 MSPS、3V、210mW A/D 转换器 - 高速ADC(>10MSPS) - 模数转换器 - 德州仪器

产品描述

The ADC12DL040 is a dual, low power monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 40 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption while providing excellent dynamic performance and a 250 MHz Full Power Bandwidth. Operating on a single +3.0V power supply, the ADC12DL040 achieves 11.1 effective bits at nyquist and consumes just 210 mW at 40 MSPS, including the reference current. The Power Down feature reduces power consumption to 36 mW.

The differential inputs provide a full scale differential input swing equal to 2 times VREF with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. The digital outputs from the two ADC's are available on a single multiplexed 12-bit bus or on separate buses. Duty cycle stabilization and output data format are selectable using a quad state function pin. The output data can be set for offset binary or two's complement.

To ease interfacing to lower voltage systems, the digital output driver power pins of the ADC12DL040 can be connected to a separate supply voltage in the range of 2.4V to the analog supply voltage.

This device is available in the 64-lead TQFP package and will operate over the industrial temperature range of −40°C to +85°C. An evaluation board is available to ease the evaluation process.

产品特性

Single +3.0V Supply Operation
Internal Sample-and-Hold
Internal Reference
Outputs 2.4V to 3.6V Compatible
Power Down Mode
Duty Cycle Stabilizer
Multiplexed Output Mode

Key Specifications

Resolution 12 Bits
DNL ±0.3 LSB (typ)
SNR (fIN = 10 MHz) 69 dB (typ)
SFDR (fIN = 10 MHz) 85 dB (typ)
Data Latency 7 Clock Cycles
Power Consumption
- Operating 210 mW (typ)
- Power Down Mode 36 mW (typ)

All trademarks are the property of their respective owners. TRI-STATE is a trademark of Texas Instruments.

下面可能是您感兴趣的TI德州仪器公司高速ADC(>10MSPS)元器件

TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货

寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购