The ADC12L066 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 66 Megasamples per second (Msps), minimum, with typical operation possible up to 80 Msps. This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 450 MHz. Operating on a single 3.3V power supply, this device consumes just 357 mW at 66 Msps, including the reference current. The Power Down feature reduces power consumption to just 50 mW.

The differential inputs provide a full scale input swing equal to ±VREF with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. For ease of use, the buffered, high impedance, single-ended reference input is converted on-chip to a differential reference for use by the processing circuitry. Output data format is 12-bit offset binary.

This device is available in the 32-lead LQFP package and will operate over the industrial temperature range of −40°C to +85°C. An evaluation board is available to facilitate the evaluation process.

• Single Supply Operation
• Low Power Consumption
• Power Down Mode
• On-Chip Reference Buffer

Key Specifications

• Resolution: 12 Bits
• Conversion Rate: 66 Msps
• Full Power Bandwidth: 450 MHz
• DNL: ±0.4 LSB (typ)
• SNR (fIN = 10 MHz): 66 dB (typ)
• SFDR (fIN = 10 MHz): 80 dB (typ)
• Data Latency: 6 Clock Cycles
• Supply Voltage: +3.3V ± 300 mV
• Power Consumption, 66 MHz: 357 mW (typ)

All trademarks are the property of their respective owners. TRI-STATE is a trademark of Texas Instruments.