TI公司,TI官网,TI代理商
TI(德州仪器)|TI产品型号搜索:
专营TI(德州仪器)元器件,强大的现货交付能力,解决您的采购难题
全流程提供TI(德州仪器)现货供应链服务
当前位置:TI代理 > > TI芯片 >> ADC3221
ADC3221技术文档下载:
ADC3221技术文档产品手册下载
ADC3221 - 产品图解:
ADC3221-ADC322x 双通道 12 位 125 Msps 模数转换器
ADC3221-高速ADC(>10MSPS)-模数转换器-数据转换器
TI芯片:
承诺原装正品
专营TI德州仪器,真正优化您的供应链
TI产品 - ADC3221介绍

ADC3221 - ADC322x 双通道 12 位 125 Msps 模数转换器

ADC3221是TI德州仪器公司的一款高速ADC(>10MSPS)产品,ADC3221是ADC322x 双通道 12 位 125 Msps 模数转换器,本站介绍了ADC3221的封装应用图解、特点和优点、功能等,并给出了与ADC3221相关的TI元器件型号供参考。

ADC3221 - ADC322x 双通道 12 位 125 Msps 模数转换器 - 高速ADC(>10MSPS) - 模数转换器 - 德州仪器

产品特性
  • Dual Channel
  • 12-Bit Resolution
  • Single Supply: 1.8 V
  • Serial LVDS Interface (SLVDS)
  • Flexible Input Clock Buffer with Divide-by-1, -2, -4
  • SNR = 70.2 dBFS, SFDR = 87 dBc at fIN = 70 MHz
  • Ultra-Low Power Consumption:
    • 116 mW/Ch at 125 MSPS
  • Channel Isolation: 105 dB
  • Internal Dither and Chopper
  • Support for Multi-Chip Synchronization
  • Pin-to-Pin Compatible with 14-Bit Version
  • Package: VQFN-48 (7 mm × 7 mm)
产品应用
  • Multi-Carrier, Multi-Mode Cellular Base Stations
  • Radar and Smart Antenna Arrays
  • Munitions Guidance
  • Motor Control Feedback
  • Network and Vector Analyzers
  • Communications Test Equipment
  • Nondestructive Testing
  • Microwave Receivers
  • Software-Defined Radios (SDRs)
  • Quadrature and Diversity Radio Receivers
  • Handheld Radio and Instrumentation
产品说明

The ADC322x are a high-linearity, ultra-low power, dual-channel, 12-bit, 25-MSPS to 125-MSPS, analog-to-digital converter (ADC) family. The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. An input clock divider allows more flexibility for system clock architecture design and the SYSREF input enables complete system synchronization. The ADC322x family supports serial low-voltage differential signaling (LVDS) in order to reduce the number of interface lines, thus allowing for high system integration density. The serial LVDS interface is two-wire, where each ADC data are serialized and output over two LVDS pairs. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock that is used to serialize the 12-bit output data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs.

产品器件信息
PART NUMBERPACKAGEBODY SIZE (NOM)
ADC322xVQFN (48)7.00 mm × 7.00 mm
下面可能是您感兴趣的TI德州仪器公司高速ADC(>10MSPS)元器件
节约时间成本,提高采购效率,TI官网授权代理
TI公司|TI德州仪器|德州仪器TI公司代理商|TI芯片代理商
TI公司产品现货专家,订购TI公司产品不限最低起订量,TI芯片大陆现货即时发货,香港库存3-5天发货,海外库存7-10天发货
寻找全球TI代理商现货货源 - TI公司(德州仪器)电子元件在线订购