CD4029B consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. The inputs consist of a single CLOCK, CARRY-IN\ (CLOCK ENABLE\), BINARY/DECADE, UP/DOWN, PRESET ENABLE, and four individual JAN signals, Q1, Q2, Q3, Q4 and a CARRY OUT\ signal are provided as outputs.

A high PRESET ENABLE signal allows information on the JAM INPUTS to preset the counter to any state asynchronously with the clock. A low on each JAM line, when the PRESET-ENABLE signal is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the CARRY-IN\ and PRESET ENALBE signals are low. Advancement is inhibited when the CARRY-IN\ or PRESET ENABLE signals are high. The CARRY-OUT\ signal is normally high and goes low when the counter reaches its maximum count in the UP mode or the minimum count in the DOWN mode provided the CARRY-IN\ signal is low. The CARRY-IN\ signal in the low state can thus be considered a CLOCK ENABLE\. The CARRY-IN\ terminal must be connected to VSS when not in use.

Binary counting is accomplished when the BINARY/DECADE input is high; the counter counts in the decade mode when the BINARY/DECADE input is low. The counter counts up when the UP/DOWN input is high, and down when the UP/DOWN input is low. Multiple packages can be connected in either a parallel-clocking or a ripple-clocking arrangement as shown in Fig. 17.

Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple-clocking allows for longer clock input rise and fall times.

The CD4029B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

• Medium-speed operation… 8 MHz (typ.) @ CL = 50 pF and VDD–VSS = 10 V
• Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times
• "Preset Enable" and individual "Jam" inputs provided
• Binary or decade up/down counting
• BCD outputs in decade mode
• 100% tested for quiescent current at 20 V
• 5-V, 10-V, and 15-V parametric ratings
• Standardized, symmetrical output characteristics
• Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
• Noise margin (full package-temperature range) = 1 V at VDD = 5 V 2 V at VDD = 10 V 2.5 V at VDD = 15 V
• Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"
• Applications:
  • Programmable binary and decade counting/frequency synthesizers-BCD output
  • Analog to digital and digital to analog conversion
  • Up/Down binary counting
  • Magnitude and sign generation
  • Up/Down decade counting
  • Difference counting

• TPS2513A - USB 专用充电端口控制器
• SN65HVD1791 - 具有故障保护功能的 70V RS-485 全双工收发器，共模范围从 -20 至 +25
• TPS62134B - TPS621x4A 适用于 Intel Sk 并且具有低功耗模式输入的 17V 输入降压转换器
• LM48560 - High Voltage Class H Ceramic Speaker Driver with Automatic Level Control
• CD74HCT356 - 具有三态输出的高速 CMOS 逻辑 8 输入多路复用器/寄存器
• TMS320F28027 - Piccolo 微处理器
• LM4041A12 - 1.2V 精密微功耗并联电压参考，0.1% 精确度
• SN74LVC2G14 - 双路施密特触发反向器
• CD4053B - 具有逻辑电平转换功能的 CMOS 三路 2 通道模拟多路复用器/多路解复用器
• MSP430F2131 - 16 位超低功耗微控制器、8kB 闪存、256B RAM、比较器