

- TPS2390EVM - 评估和演示板及套件
- REF3120AIDBZTG4 - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- UC2906DW - 集成电路(IC) > 电源管理(PMIC) > 电池充电器
- DRA622CIZKKRQ1 - 集成电路(IC) > 嵌入式 > DSP(数字信号处理器)
- LDC2114EVM - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- LMV422MMX - 线性器件 - 放大器 - 仪器、运算放大器、缓冲放大器
- LP5860MRKPR - 集成电路(IC) > 电源管理(PMIC) > LED 驱动器
- PTB48550AAH - 板安装电源 > 直流转换器
- TLV2252QDRG4Q1 - 线性器件 - 放大器 - 仪器、运算放大器、缓冲放大器
- LM35CAZ/NOPB - 传感器,变送器 > 温度传感器 > 模拟和数字输出
- 74GTLPH16927GRG4 - 逻辑器件 - 转换器,电平移位器
- LMP2232AMAE/NOPB - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- CD4025BPWRE4 - 集成电路(IC) > 逻辑 > 门和反相器
- TPS65198RUYR - 集成电路(IC) > 线性 > 视频处理
- MSP430F148IPM - 集成电路(IC) > 嵌入式 > 微控制器
- PCM2912APJT - 集成电路(IC) > 接口 > 编解码器
- DAC8534IPWRG4 - 集成电路(IC) > 数据采集 > 数模转换器(DAC)
- DDC1128ZKLT - 数据采集 - 模数转换器(ADC)
- TSC2005EVM-PDK - 评估和演示板及套件
- UCC383TDTR-ADJG3 - 电源管理IC - 稳压器 - 线性



CD74HC4059 - 高速 CMOS 逻辑 CMOS 可编程的 N 分频计数器
CD74HC4059是TI德州仪器公司的一款计数器/算术/奇偶校验功能产品,CD74HC4059是高速 CMOS 逻辑 CMOS 可编程的 N 分频计数器,本站介绍了CD74HC4059的封装应用图解、特点和优点、功能等,并给出了与CD74HC4059相关的TI元器件型号供参考。
CD74HC4059 - 高速 CMOS 逻辑 CMOS 可编程的 N 分频计数器 - 计数器/算术/奇偶校验功能 - 特殊逻辑 - 德州仪器
The HC4059 are high-speed silicon-gate devices that are pin-compatible with the CD4059A devices of the CD4000B series. These devices are divide-by-N down-counters that can be programmed to divide an input frequency by any number "N" from 3 to 15,999. The output signal is a pulse one clock cycle wide occurring at a rate equal to the input frequency divide by N. The down-counter is preset by means of 16 jam inputs.
The three Mode-Select Inputs Ka,Kb and Kc determine the modulus ("divide-by" number) of the first and last counting sections in accordance with the truth table. Every time the first (fastest) counting section goes through one cycle, it reduces by 1 the number that has been preset (jammed) into the three decades of the intermediate counting section an the last counting section, which consists of flip-flops that are not needed for opening the first counting section. For example, in the 10) counters presettable by means of Jam Inputs J5 through J16.
The Mode-Select Inputs permit frequency-synthesizer channel separations of 10, 12.5, 20, 25 or 50 parts. These inputs set the maximum value of N at 9999 (when the first counting section divides by 5 or 10) or 15,999 (when the first counting section divides by 8, 4, or 2).
The three decades of the intermediate counter can be preset to a binary 15 instead of a binary 9, while their place values are still 1, 10, and 100, multiplied by the number of the 8 mode, the number from which counting down begins can be preset to: 3rd Decade 1500 2nd Decade 150 1st Decade 15 Last Counting Section 1000
The total of these numbers (2665) times 8 equals 12,320. The first counting section can be preset to 7. Therefore, 21,327 is the maximum possible count in the 8 mode.
The highest count of the various modes is shown in the Extended Counter Range column. Control inputs Kb and Kc can be used to initiate and lock the counter in the "master preset" state. In this condition the flip-flops in the counter are preset in accordance with the jam inputs and the counter remains in that state as long as Kb and Kc both remain low. The counter begins to count down from the preset state when a counting mode other than the master preset mode is selected.
The counter should always be put in the master preset mode before the 5 mode is selected. Whenever the master preset mode is used, control signals Kb = "low" and Kc = "low" must be applied for at least 3 full clock pulses.
After Preset Mode inputs have been changed to one of the 8 mode). If the Master Preset mode is started two clock cycles or less before an output pulse, the output pulse will appear at the time due. If the Master Preset Mode is not used, the counter jumps back to the "Jam" count when the output pulse appears.
A "high" on the Latch Enable input will cause the counter output to remain high once an output pulse occurs, and to remain in the high state until the latch input returns to "low". If the Latch Enable is "low", the output pulse will remain high for only one cycle of the clock-input signal.
- Synchronous Programmable N Counter N = 3 to 9999 or 15999
- Presettable Down-Counter
- Fully Static Operation
- Mode-Select Control of Initial Decade Counting Function (10, 8, 5, 4, 2)
- Master Preset Initialization
- Latchable N Output
- Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
- Applications
- Communications Digital Frequency Synthesizers; VHF, UHF, FM, AM, etc.
- Fixed or Programmable Frequency Division
- "Time Out" Timer for Consumer-Application Industrial Controls
- PCM2705C - 具有线路输出和 S/PDIF 输出、总线供电/自供电的 98dB SNR 立体声全速 DAC(S/W 控制)
- SN74HC32A - 四路 2 输入正或门
- MSP430F2003 - 16 位超低功耗微控制器,1kB 闪存、128B RAM、16 位 Σ-Δ A/D,用于 SPI/I2C 的 USI
- TPS54336A - 具有 Eco-mode(tm) 的 4.5V 至 28V 输入、3A、同步降压 SWIFT(tm) 转换器
- TLV5638-EP - 增强型塑料 12 位 1Us 串行输入双路 Dac,具有可编程内部 基准和建立时间
- CSD87330Q3D - 30V 同步降压 NexFET? 电源块
- DS125BR800A - 具有输入 CTLE 和输出去加重功能的 DS125BR800A 低功耗 12.5 Gbps 8 通道中继器
- SN74CBT3253C - 具有 -2V 下冲保护的双路 4 选 1 FET 多路复用器/多路解复用器
- SN74AC08 - 四路 2 输入正与门
- UCC2895-EP - 增强型产品 Bicmos 高级相移 Pwm 控制器



