The CDC925 is a clock synthesizer/driver that generates system clocks necessary to support Intel Pentium III systems on CPU, CPU_DIV2, 3V66, PCI, APIC, 48MHz, and REF clock signals.

All output frequencies are generated from a 14.318-MHz crystal input. A reference clock input instead of a crystal can be provided at the XIN input. Two phase-locked loops (PLLs) are used, one to generate the host frequencies and the other to generate the 48-MHz clock frequency. On-chip loop filters and internal feedback loops eliminate the need for external components.

The host and PCI clock outputs provide low-skew and low-jitter clock signals for reliable clock operation. All outputs have 3-state capability, which can be selected via control inputs SEL0, SEL1, and SEL133/100\.

The outputs are either 3.3-V or 2.5-V single-ended CMOS buffers. With a logic high-level on the PWR_DWN\ terminal, the device operates normally, but when a logical low-level input is applied, the device powers down completely, with the outputs in a low-level output state. When a high-level is applied to the PCI_STOP\ or CPU_STOP\, the outputs operate normally. With a low-level applied to the PCI_STOP\ or CPU_STOP\ terminals, the PCI or CPU and 3V66 outputs, respectively, are held in a low-level state.

The CPU bus can operate at 100 MHz or 133 MHz. Output frequency selection is done with corresponding setting for SEL133/100\ control input. The PCI bus frequency is fixed to 33MHz.

Since the CDC925 is based on PLL circuitry, it requires a stabilization time to achieve phase lock of the PLL. This stabilization time is required after power up or after changes to the SEL inputs are made. With use of an external reference clock, this signal must be fixed-frequency and fixed-phase before the stabilization time starts.

• Supports Pentium IIITM Class Motherboards
• Uses a 14.318-MHz Crystal Input to Generate Multiple Output Frequencies
• Includes Spread Spectrum Clocking (SSC), 0.34% Downspread for Reduced EMI Performance
• Power Management Control Terminals
• Low Output Skew and Jitter for Clock Distribution
• 2.5-V and 3.3-V Supplies
• Generates the Following Clocks:
  • 4 CPU (2.5 V, 100/133 MHz)
  • 7 PCI (3.3 V, 33.3 MHz)
  • 1 PCI_F (Free Running, 3.3 V, 33.3 MHz)
  • 2 CPU/2 (2.5 V, 50/66 MHz)
  • 3 APIC (2.5 V, 16.67 MHz)
  • 4 3V66 (3.3 V, 66 MHz)
  • 2 REF (3.3 V, 14.318 MHz)
  • 1 48MHz (3.3 V, 48 MHz)
• Packaged in 56-Pin SSOP Package
• Designed for Use with TI's Direct RambusTM Clock Generators (CDCR81, CDCR82, CDCR83)

  Intel and Pentium III are trademarks of Intel Corporation. Direct Rambus and Rambus are trademarks of Rambus Inc.

• MSP430FR69221 - MSP430FR697x(1)、MSP430FR6 87x(1)、MSP430FR692x(1)、MSP430FR682x(1) MCU
• TPS65283-1 - TPS65283，TPS65283-1 D/S
• PAL16R4AM - 标准高速 PAL 电路
• UC2526AM - 稳压脉宽调制器
• MAX222 - 具有 +/-15kV ESD 保护的 5V 双路 RS-232 线路驱动器/接收器
• TPS2070 - 具有 5V LDO 控制、3.3V LDO、8 个电源开关、工作态低电平 BPMode Ind，用于总线/自供电集线器的功率控制器
• SN74HSTL16918 - 9 位至 18 位 HSTL-To-LVTTL 存储器地址锁存器
• SN65HVD1040 - 具有超低功耗待机模式和总线唤醒的工业 CAN 收发器
• AM26LS33AM - 四路差动线路接收器
• SN74LVTH322374 - 具有三态输出的 3.3V ABT 32 位边沿触发 D 类触发器