

- ADS8350IRTER - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- UC3843ADG4 - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- 74AHC16240DGGRG4 - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- LMH6643MMX/S7002247 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- DRV5053EAQLPGM - 传感器,变送器 > 磁性传感器 > 线性、罗盘(IC)
- LM3S611-EQN50-C2 - 集成电路(IC) > 嵌入式 > 微控制器
- TMC57253DSB - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- CDCVF2509PW - 集成电路(IC) > 时钟/定时 > 时钟发生器,PLL,频率合成器
- SN75976A1DGGR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- UA7805CKTTRG3 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- TMS320DM643AGDK6 - 嵌入式 - DSP(数字信号处理器)
- TMUX154EDGSR - 集成电路(IC) > 接口 > 模拟开关,多路复用器,解复用器
- DAC7811IDGSRG4 - 集成电路(IC) > 数据采集 > 数模转换器(DAC)
- TLV803EB42VDBZR - 集成电路(IC) > 电源管理(PMIC) > 监控器
- NE5532DRE4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- CD74HCT191E - 集成电路(IC) > 逻辑 > 计数器,除法器
- MSP430F67491AIPEUR - 集成电路(IC) > 嵌入式 > 微控制器
- OPA692IDBVR - 集成电路(IC) > 线性 > 放大器 > 视频放大器和模块
- LM3940IS-3.3/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- SN74LVTH16541DGGR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器



LMH0341 - 具有环路输出和 LVDS 接口的 3Gbps、HD、SD、DVB-ASI SDI 解串器
LMH0341是TI德州仪器公司的一款串行器/解串器产品,LMH0341是具有环路输出和 LVDS 接口的 3Gbps、HD、SD、DVB-ASI SDI 解串器,本站介绍了LMH0341的封装应用图解、特点和优点、功能等,并给出了与LMH0341相关的TI元器件型号供参考。
LMH0341 - 具有环路输出和 LVDS 接口的 3Gbps、HD、SD、DVB-ASI SDI 解串器 - 串行器/解串器 - 视频:广播和专业 - 德州仪器
The LMH0341/0041/0071/0051 SDI Deserializers are part of TI’s family of FPGA-Attach SER/DES products supporting 5-bit LVDS interfaces with FPGAs. When paired with a host FPGA the LMH0341 automatically detects the incoming data rate and decodes the raw 5-bit data words compliant to any of the following standards: DVB-ASI, SMPTE 259M, SMPTE 292M, or SMPTE 424M. See for details on which Standards are supported per device.
The interface between the LMH0341 and the host FPGA consists of a 5-bit wide LVDS bus, an LVDS clock and an SMBus interface. No external VCOs or clocks are required. The LMH0341 CDR detects the frequency from the incoming data stream, generates a clean clock and transmits both clock and data to the host FPGA. The LMH0341, LMH0041 and LMH0071 include a serial reclocked loopthrough with integrated SMPTE compliant cable driver. Refer to for a complete listing of single channel deserializers offered in this family.
The FPGA-Attach SER/DES product family is supported by a suite of IP which allows the design engineer to quickly develop video applications using the SER/DES products. The product is packaged in a physically small 48 pin WQFN package.
- 5-Bit LVDS Interface
- No External VCO or Clock Required
- Reclocked Serial Loopthrough With Cable Driver
- Powerdown Mode
- 3.3V SMBus Configuration Interface
- Small 48-Pin WQFN Package
- Industrial Temperature range: -40°C to +85°C
Key Specifications
- Output compliant with SMPTE 259M-C, SMPTE 292M, SMPTE 424M and DVB-ASI
- Typical power dissipation: 590 mW (loopthrough disabled, 3G datarate)
- 0.6 UI Minimum Input Jitter Tolerance
All trademarks are the property of their respective owners. TRI-STATE is a trademark of Texas Instruments.
- LM4040A10 - 10V 精密微功耗并联电压参考,0.1% 精确度
- ADC11DV200 - 具有并行 LVDS/CMOS 输出的双路 11 位、200 MSPS 低功耗 A/D 转换器
- LP3923 - Cellular Phone Power Management Unit
- SN75HVD1176 - PROFIBUS RS-485 收发器
- MSP430F478 - 16 位超低功耗 MCU、48KB 闪存、2KB RAM、16 位 Σ-Δ A/D、12 位 D/A、128 段 LCD
- CD74HCT161 - 具有异步复位的高速 CMOS 逻辑 4 位二进制计数器
- 74ACT11008 - 四路 2 输入正与门
- TLK2226 - 6 端口千兆以太网收发器
- SCAN92LV090 - 具有边界扫描的 9 通道总线 LVDS 收发器
- TLV7111833D - 双通道、200mA 输出、低噪声、高 PSRR、低压降稳压器,具有有源下拉功能



