
- 74GTLPH16945VRE4 - 集成电路(IC) > 逻辑 > 转换器,电平移位器
- TLV9302IDGKR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LMX25221635EVAL/NOPB - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- OPA131UA/2K5 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN65C3222EDB - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- 2U3823-33QDBVRG4Q1 - 集成电路(IC) > 电源管理(PMIC) > 监控器
- LM3710XNMM-470/NOPB - 电源管理IC - 监控器
- AMC1304L05DW - 集成电路(IC) > 数据采集 > ADC/DAC - 特殊用途
- CDC6CE008000ADLYR - 晶体,振荡器,谐振器 > 振荡器
- LM49153TMX/NOPB - 集成电路(IC) > 线性 > 放大器 > 音频放大器
- JM38510/00105BDA - 集成电路(IC) > 逻辑 > 门和反相器
- SN74HC04ANS - 集成电路(IC) > 逻辑 > 门和反相器
- PGA281AIPW - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TLV9162IPWR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- CD74HC423E - 集成电路(IC) > 逻辑 > 多谐振荡器
- TPS3806I33DBVR - 集成电路(IC) > 电源管理(PMIC) > 监控器
- LMV721M7/NOPB - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LM5104SDX - 集成电路(IC) > 电源管理(PMIC) > 栅极驱动器
- SN54HC21J - 集成电路(IC) > 逻辑 > 门和反相器
- DCP021212DPE4 - 板安装电源 > 直流转换器



SM320C6701 - 军用浮点数字信号处理器
SM320C6701是TI德州仪器公司的一款C6000DSP产品,SM320C6701是军用浮点数字信号处理器,本站介绍了SM320C6701的封装应用图解、特点和优点、功能等,并给出了与SM320C6701相关的TI元器件型号供参考。
SM320C6701 - 军用浮点数字信号处理器 - C6000DSP - 数字信号处理器 - 德州仪器
The SMJ320C67x DSPs are the floating-point DSP family in the SMJ320C6000 platform. The SMJ320C6701 (C6701) device is based on the high-performance, advanced VelociTI very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making this DSP an excellent choice for multichannel and multifunction applications. With performance of up to 1 giga floating-point operations per second (GFLOPS) at a clock rate of 167 MHz, the C6701 offers cost-effective solutions to high-performance DSP programming challenges. The C6701 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide four floating-/fixed-point ALUs, two fixed-point ALUs, and two floating-/fixed-point multipliers. The C6701 can produce two multiply-accumulates (MACs) per cycle for a total of 334 million MACs per second (MMACS). The C6701 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.
The C6701 includes a large bank of on-chip memory and has a powerful and diverse set of peripherals. Program memory consists of a 64K-byte block that is user-configurable as cache or memory-mapped program space. Data memory consists of two 32K-byte blocks of RAM. The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM or SBSRAM and asynchronous peripherals.
The C6701 has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows. debugger interface for visibility into source code execution.
- Highest Performance Floating-Point Digital Signal Processor (DSP) SMJ320C6701
- 7-, 6-ns Instruction Cycle Time
- 140-, 167-MHz Clock Rate
- Eight 32-Bit Instructions/Cycle
- Up to 1 GFLOPS Performance
- Pin-Compatible With C6201 Fixed-Point DSP
- SMJ: QML Processing to MIL-PRF-38535
- SM: Standard Processing
- Operating Temperature Ranges
- Extended (W) 55°C to 115°C
- Extended (S) 40°C to 90°C
- VelociTI Advanced Very Long Instruction Word (VLIW) C67x CPU Core
- Eight Highly Independent Functional Units:
- Four ALUs (Floating- and Fixed-Point)
- Two ALUs (Fixed-Point)
- Two Multipliers (Floating- and Fixed-Point)
- Load-Store Architecture With 32 32-Bit General-Purpose Registers
- Instruction Packing Reduces Code Size
- All Instructions Conditional
- Eight Highly Independent Functional Units:
- Instruction Set Features
- Hardware Support for IEEE Single-Precision Instructions
- Hardware Support for IEEE Double-Precision Instructions
- Byte-Addressable (8-, 16-, 32-Bit Data)
- 32-Bit Address Range
- 8-Bit Overflow Protection
- Saturation
- Bit-Field Extract, Set, Clear
- Bit-Counting
- Normalization
- 1M-Bit On-Chip SRAM
- 512K-Bit Internal Program/Cache (16K 32-Bit Instructions)
- 512K-Bit Dual-Access Internal Data (64K Bytes)
- 32-Bit External Memory Interface (EMIF)
- Glueless Interface to Synchronous Memories: SDRAM and SBSRAM
- Glueless Interface to Asynchronous Memories: SRAM and EPROM
- Four-Channel Bootloading Direct-Memory-Access (DMA) Controller With an Auxiliary Channel
- 16-Bit Host-Port Interface (HPI)
- Access to Entire Memory Map
- Two Multichannel Buffered Serial Ports (McBSPs)
- Direct Interface to T1/E1, MVIP, SCSA Framers
- ST-Bus-Switching Compatible
- Up to 256 Channels Each
- AC97-Compatible
- Serial-Peripheral-Interface (SPI) Compatible (Motorola)
- Two 32-Bit General-Purpose Timers
- Flexible Phase-Locked-Loop (PLL) Clock Generator
- IEEE-1149.1 (JTAG) Boundary-Scan-Compatible
- 429-Pin Ceramic Ball Grid Array (CBGA) Package (GLP Suffix) and Land Grid Array (CLGA) Package (ZMB Suffix)
- 0.18-µm/5-Level Metal Process
- CMOS Technology
- 3.3-V I/Os, 1.9-V Internal
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture. VelociTI is a trademark of Texas Instruments Incorporated. Motorola is a trademark of Motorola, Inc. TI is a trademark of Texas Instruments Incorporated. Windows is a registered trademark of the Microsoft Corporation.
- PCM1861 - 单端 2Vrms 模拟输入、24位 192 kHz 立体声 ADC
- DCP012405B - 微型 1W 隔离未稳压 DC/DC 转换器
- ADC10064 - 具有输入多路复用器和采样/保持功能的 10 位 600 ns A/D 转换器
- TPS65250 - 4.5V 至 18V 输入、3A/2A/2A 输出、三路同步降压转换器
- SN65MLVD202A - 全双工 M-LVDS 收发器
- CD54ACT112 - 具有设置和复位功能的双路下降沿 J-K 触发器
- TPL0401B-10 - 128 Taps Digital Potentiometer with I2C Interface in small SC-70 package
- TLV809I50 - 3 引脚电源监控器
- UCC3946 - 具有看门狗定时器的微处理器监控器
- TPS40060 - 宽输入 (10V-55V) 最高频率 1 MHz 的同步降压控制器,仅用作源控制器



