

- CDC208NS - 集成电路(IC) > 时钟/定时 > 时钟缓冲器,驱动器
- SN65C3232DR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- MSP430F67471IPZR - 集成电路(IC) > 嵌入式 > 微控制器
- SN74SSTL16837ADGGR - 集成电路(IC) > 逻辑 > 通用总线功能
- TLK106RHBR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- SN74AHC132DGVR - 集成电路(IC) > 逻辑 > 门和反相器
- ADS1146IPWR - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- SN74ALS240A-1DWRG4 - 逻辑 - 缓冲器,驱动器,接收器,收发器
- SN74LVTH162373KR - 集成电路(IC) > 逻辑 > 锁存器
- DB-LM3S102 - 开发板编程器配件
- TMCS1101A1BQDT - 传感器,变送器 > 电流传感器
- CD4033BPW - 集成电路(IC) > 逻辑 > 计数器,除法器
- SN74LVTH244AQDBREP - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- TLV2442AQPWG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SNJ54ALS09J - 集成电路(IC) > 逻辑 > 门和反相器
- SN74HC257PWRG4 - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- LM4132AQ1MFR2.5 - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- UCC3813DTR-0G4 - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- TM4C129ENCZADI3R - 集成电路(IC) > 嵌入式 > 微控制器
- CD4051BIM96SV - 集成电路(IC) > 接口 > 模拟开关,多路复用器,解复用器



SN54ABT573 - 具有三态输出的八路透明 D 类锁存器
SN54ABT573是TI德州仪器公司的一款D类锁存器产品,SN54ABT573是具有三态输出的八路透明 D 类锁存器,本站介绍了SN54ABT573的封装应用图解、特点和优点、功能等,并给出了与SN54ABT573相关的TI元器件型号供参考。
SN54ABT573 - 具有三态输出的八路透明 D 类锁存器 - D类锁存器 - 触发器/锁存器/寄存器 - 德州仪器
These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The eight latches of the SN54ABT573 and SN74ABT573A are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.
A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.
OE\ does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- Typical VOLP (Output Ground Bounce) <1 V at VCC = 5 V, TA = 25°C
- High-Drive Outputs (32-mA IOH, 64-mA IOL)
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- LMZ35003 - 采用 QFN 封装具有 7V-50V 输入的 2.5A SIMPLE SWITCHER? 电源模块
- DAC5578 - 8 位、8 通道、超低短时脉冲波形干扰、电压输出、2 线接口 DAC
- SN75207B - 双路高灵敏度线路 REC
- CD4075B - CMOS 三路 3 输入或门
- DS90CR486 - 解串器
- LMZ23603 - 具有 36V 最大输入电压的 3A SIMPLE SWITCHER? 电源模块
- SN74AUC1G80 - 单路上升沿 D 类触发器
- SN74LVC2G125 - 具有三态输出的双总线缓冲器闸
- DAC8831-EP - 16 位超低功耗电压输出 DAC
- SN54LS08 - 四路 2 输入正与门



