These octal D-type transparent latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, outputs (Q) respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.

A buffered output-enable () input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

does not affect internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ALS573C and SN54AS573A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS573C and SN74AS573A are characterized for operation from 0°C to 70°C.

• 3-State Buffer-Type Outputs Drive Bus Lines Directly
• Bus-Structured Pinout
• True Logic Outputs
• Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J) 300-mil DIPs, and Ceramic Flat (W) Packages

• ADS7950 - 12 位、1MSPS、4 通道、单端、微功耗、串行接口、SAR ADC
• UC3176 - 全桥接功率放大器
• MSP430FR5848 - Wolverine 混合信号微控制器
• ADC10D020 - 双路 10 位、20 MSPS、150 mW A/D 转换器
• TL432B-Q1 - 汽车类可调节精密并联稳压器
• CD74HCT163 - 具有同步复位的高速 CMOS 逻辑 4 位二进制计数器
• ADS5547 - 14-Bits 190 MSPS ADC With DDR LVDS/CMOS Outputs
• CD4011A - CMOS 四路 2 输入与非门
• LM137HVQML - 3-Terminal Adjustable Negative Regulator (High Voltage)
• SN74ALS373A - 具有三态输出的八路 D 类透明锁存器