

- CDCVF857RHARG4 - 集成电路(IC) > 时钟/定时 > 时钟发生器,PLL,频率合成器
- UC2577TDKTTT-ADJ - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TRF1122IRTMT - 射频和无线 > 射频混频器
- LM2574MX-3.3/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- LMH0001SQX/NOPB - 集成电路(IC) > 线性 > 视频处理
- LMV324QDRG4Q1 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TMS320DM6435ZWTL - 集成电路(IC) > 嵌入式 > DSP(数字信号处理器)
- DRV8885PWP - 集成电路(IC) > 电源管理(PMIC) > 电机驱动器,控制器
- SN65MLVD204AD - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TUSB8044RGCEVM - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- LMH6881SQE/NOPB - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- 551600236-001/NOPB - 开发板,套件,编程器 > 评估板 > DC/DC 和 AC/DC(离线)SMPS 评估板
- SN74LS595NSRG4 - 集成电路(IC) > 逻辑 > 移位寄存器
- TPS2021DRG4 - 集成电路(IC) > 电源管理(PMIC) > 配电开关,负载驱动器
- TL16C552AIFNG4 - 集成电路(IC) > 接口 > UART(通用异步接收器发送器)
- PCM9210PTR - 集成电路(IC) > 音频专用
- TPS77501MPWPREP - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- BQ2013HSN-A514TR - 集成电路(IC) > 电源管理(PMIC) > 电池管理
- OPA698IDG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- UC2525ADW - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器



SN54AS885 - 8 位幅度比较器
SN54AS885是TI德州仪器公司的一款数字比较器产品,SN54AS885是8 位幅度比较器,本站介绍了SN54AS885的封装应用图解、特点和优点、功能等,并给出了与SN54AS885相关的TI元器件型号供参考。
SN54AS885 - 8 位幅度比较器 - 数字比较器 - 特殊逻辑 - 德州仪器
These advanced Schottky devices are capable of performing high-speed arithmetic or logic comparisons on two 8-bit binary or two's complement words. Two fully decoded decisions about words P and Q are externally available at two outputs. These devices are fully expandable to any number of bits without external gates. To compare words of longer lengths, the P > QOUT and P < QOUT outputs of a stage handling less significant bits can be connected to the P > QIN and P < QIN inputs of the next stage handling more significant bits. The cascading paths are implemented with only a two-gate-level delay to reduce overall comparison times for long words. Two alternative methods of cascading are shown in application information.
The latch is transparent when P latch-enable (PLE) input is high; the P-input port is latched
when PLE is low. This provides the designer with temporary storage for the P-data word. The enable circuitry is implemented with minimal delay times to enhance performance when cascaded for longer words. The PLE, P, and Q data inputs utilize pnp input transistors to reduce the low-level current input requirement to typically -0.25 mA, which minimizes dc loading effects.
The SN54AS885 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AS885 is characterized for operation from 0°C to 70°C.
In these cases, P > QOUT follows P > QIN and P < QOUT follows P < QIN.
AG = arithmetically greater than
- Latchable P-Input Ports With Power-Up Clear
- Choice of Logical or Arithmetic (Two's Complement) Comparison
- Data and PLE Inputs Utilize pnp Input Transistors to Reduce dc Loading Effects
- Approximately 35% Improvement in ac Performance Over Schottky TTL While Performing More Functions
- Cascadable to n Bits While Maintaining High Performance
- 10% Less Power Than STTL for an 8-Bit Comparison
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs
- PCM1865-Q1 - 具有通用前端的汽车类软件控制、110dB 四通道音频 ADC
- SN65MLVD129 - 双路 1:4 LVTTL 到 M-LVDS 中继器
- TPS92001 - 用于 LED 照明、具有 10V 启动阈值的通用 PWM 控制器
- TXS0102 - 2-Bit Bidirectional Voltage-Level Translator for Open-Drain Application
- SN75117 - 差动线路收发器
- SN65LVDS352 - 具有 -4 至 5V 共模范围的四路 LVDS 接收器
- DAC5311-Q1 - 1.8 V to 5.5 V, 80-mA 8-Bit Low-Power
- MSP430FR5849 - Wolverine 混合信号微控制器
- LM7805C - 5 Volt Regulator
- TPS77818 - 单输出 LDO、750mA、固定电压 (1.8V)、快速瞬态响应、电源良好 (PG) 输出



