The SN54LS670 and SN74LS670 MSI 16-bit TTL register files incorporate the equivalent of 98 gates. The register file is organized as 4 words of 4 bits each and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits simultaneous writing into one location and reading from another word location.

Four data inputs are available which are used to supply the 4-bit word to be stored. Location of the word is determined by the write-address inputs A and B in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high-level signal is desired from the output, a high-level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input, G\W, is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the read-enable input, G\R, is high, the data outputs are inhibited and go into the high-impedance state.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.

This arrangement — data-entry addressing separate from data-read addressing and individual sense line — eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (27 nanoseconds typical) and the read time (24 nanoseconds typical). The register file has a nondestructive readout in that data is not lost when addressed.

All inputs except read enable and write enable are buffered to lower the drive requirements to one Series 54LS/74LS standard load, and input-clamping diodes minimize switching transients to simplify system design. High-speed, double-ended AND-OR-INVERT gates are employed for the read-address function and have high-sink-current, three-state outputs. Up to 128 of these outputs may be bus connected for increasing the capacity up to 512 words. Any number of these registers may be paralleled to provide n-bit word length.

The SN54LS670 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN74LS670 is characterized for operation from 0°C to 70°C.

• Separate Read/Write Addressing Permits Simultaneous Reading and Writing
• Fast Access Times…Typically 20 ns
• Organized as 4 Words of 4 Bits
• Expandable to 512 Words of n-Bits
• For Use as:
  • Scratch-Pad Memory
  • Buffer Storage between Processors
  • Bit Storage in Fast Multiplication Designs
• 3-State Outputs
• SN54LS170 and SN74LS170 Are Similar But Have Open-Collector Outputs

• ADS850 - 14 位 10MSPS ADC，具有单端/差动输入、内部/外部基准，可校准
• CY74FCT2257T - 具有三态输出和串联阻尼电阻的四路 2 选 1 数据选择器/多路复用器
• TPS3831G18 - 150nA 超低电流、超小型电压监控器
• TPS2530 - 限流 USB 开关
• LM53600-Q1 - LM5360x-Q1 面向 1000mA 空间受限类应用的同步降压稳压器
• BQ51010B - 符合 Qi 无线电源联盟标准的高集成无线接收器电源
• INA211 - 26V、双向、零漂移、高精度、低侧/高侧、电压输出电流分流监控器
• 74AC11257 - 具有三态输出的四路 2 线路到 1 线路数据选择器/多路复用器
• TPS92002 - 用于 LED 照明、具有 15V 启动阈值的通用 PWM 控制器
• PLL1708 - 3.3V 双路 PLL 多时钟发生器