SN65LVDM1677 - 16 通道 LVDM 收发器

SN65LVDM1677是TI德州仪器公司的一款多点LVDS(MLVDS/BLVDS/LVDM)产品，SN65LVDM1677是16 通道 LVDM 收发器，本站介绍了SN65LVDM1677的封装应用图解、特点和优点、功能等，并给出了与SN65LVDM1677相关的TI元器件型号供参考。

SN65LVDM1677 - 16 通道 LVDM 收发器 - 多点LVDS(MLVDS/BLVDS/LVDM) - LVDS/M-LVDS/ECL/CML - 德州仪器

产品描述

The SN65LVDM1676 and SN65LVDM1677 (integrated termination) are sixteen differential line transmitters or receivers (tranceivers) that use low-voltage differential signaling (LVDS) to achieve signaling rates up to 200 Mbps per transceiver configured as a receiver and up to 650 Mbps per transceiver configured as a transmitter. These products are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts except that the output current of the drivers are doubled. This modification provides a minimum differential output voltage magnitude of 247 mV into a 50- load and allows double-terminated lines and half-duplex operation. The receivers detect a voltage difference of 100 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The large number of transceivers integrated into the same substrate along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of clock and data for synchronous parallel data transfers. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

The SN65LVDM1676 and SN65LVDM1677 are characterized for operation from -40°C to 85°C.

产品特性

Sixteen Low-Voltage Differential Transceivers. Designed for Signaling Rates up to 200 Mbps per Receiver or 650 Mbps per Transmitter.
Simplex (Point-to-Point) or Half-Duplex (Multipoint) Interface
Typical Differential Output Voltage of 340 mV Into a 50- Line Termination on 'LVDM1677 Product
Propagation Delay Time:
- Driver: 2.5 ns Typ
- Receiver: 3 ns Typ
Driver is High Impedance When Disabled or With VCC < 1.5 V for Power Up/Down Glitch-Free Performance and Hot-Plugging Events
Bus-Terminal ESD Protection Exceeds 12 kV
Low-Voltage TTL (LVTTL) Logic Input Levels Are 5-V Tolerant
Packaged in Thin Shrink Small-Outline Package With 20 mil Terminal Pitch

下面可能是您感兴趣的TI德州仪器公司多点LVDS(MLVDS/BLVDS/LVDM)元器件

TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货

寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购