These four devices are high-frequency oscillator gain stages supporting both LVPECL or LVDS on the high gain outputs in 3.3-V or 2.5-V systems. Additionally, provides the option of both single-ended input (PECL levels on the SN65LVx16) and fully differential inputs on the SN65LVx17.

The SN65LVx16 provides the user a Gain Control (GC) for controlling the Q output from 300 mV to 860 mV either by leaving it open (NC), grounded, or tied to VCC. (When left open, the Q output defaults to 575 mV.) The Q on the SN65LVx17 defaults to 575 mV as well.

Both devices provide a voltage reference (VBB) of typically 1.35 V below VCC for use in receiving single-ended PECL input signals. When not used, VBB should be unconnected or open.

All devices are characterized for operation from -40°C to 85°C.

• Low-Voltage PECL Input and Low-Voltage PECL or LVDS Outputs
• Clock Rates to 2 GHz
  • 140-ps Output Transition Times
  • 0.11 ps Typical Intrinsic Phase Jitter
  • Less than 630 ps Propagation Delay Times
• 2.5-V or 3.3-V Supply Operation
• 2-mm × 2-mm Small-Outline No-Lead Package
• APPLICATIONS
  • PECL-to-LVDS Translation
  • Clock Signal Amplification

• SN65MLVD080 - 8 通道半双工 M-LVDS 收发器
• TLV1117-15 - 单输出 LDO、800mA、固定电压 (1.5V)、内部电流限制、过热保护
• SN75ALS164 - 八路通用接口总线收发器
• TPA2001D1 - 1W 单声道 D 类音频放大器
• UCC38C43 - BiCMOS 低功耗电流模式 PWM 控制器
• TLC5916 - 8 位恒流下沉式 LED 驱动器
• PTH12050Y - 6A 12V 输入非隔离式 DDR/QDR 存储器总线终端模块
• DLP4500NIR - DLP 0.45 NIR WXGA DMD，DLP4500NIR
• TPS767D325 - 双路输出低压降 (LDO) 稳压器
• TPS782 - 500nA IQ、150mA、超低静态电流低压降线性稳压器