

- LM3S102-ERN20-C2T - 集成电路(IC) > 嵌入式 > 微控制器
- SN74LVC861ADWRG4 - 逻辑 - 缓冲器,驱动器,接收器,收发器
- TL33072ADR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- ADS1219IRTET - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- SN54AS34J - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- LP3985ITLX-2.7/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- CD74HCT377EG4 - 集成电路(IC) > 逻辑 > 触发器
- SN74LVC4245APWRG4 - 集成电路(IC) > 逻辑 > 转换器,电平移位器
- LM4910LQX/NOPB - 集成电路(IC) > 线性 > 放大器 > 音频放大器
- LM3622AM-8.2/NOPB - 集成电路(IC) > 电源管理(PMIC) > 电池充电器
- TLV9152QPWRQ1 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- ADS7887SDBVR - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- LM139AJ/PB - 集成电路(IC) > 线性 > 比较器
- TPS76901SDBVTEP - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- DAC7654YBTG4 - 数据采集 - 数模转换器(DAC)
- SN74HC541ANS - 未分类 > 未分类
- LM3S600-EQN50-C2 - 集成电路(IC) > 嵌入式 > 微控制器
- LM3S1958-EQC50-A2T - 集成电路(IC) > 嵌入式 > 微控制器
- DDC264CKZAWR - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- INA210AIDCKRG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器



SN74ACT2226 - 64 x 1 x 2 双独立同步 FIFO 存储器
SN74ACT2226是TI德州仪器公司的一款FIFO寄存器产品,SN74ACT2226是64 x 1 x 2 双独立同步 FIFO 存储器,本站介绍了SN74ACT2226的封装应用图解、特点和优点、功能等,并给出了与SN74ACT2226相关的TI元器件型号供参考。
SN74ACT2226 - 64 x 1 x 2 双独立同步 FIFO 存储器 - FIFO寄存器 - 触发器/锁存器/寄存器 - 德州仪器
The SN74ACT2226 and SN74ACT2228 are dual FIFOs suited for a wide range of serial-data buffering applications, including elastic stores for frequencies up to T2 telecommunication rates. Each FIFO on the chip is arranged as 64 × 1 (SN74ACT2226) or 256 × 1 (SN74ACT2228) and has control signals and status flags for independent operation. Output flags for each FIFO include input ready (1IR or 2IR), output ready (1OR or 2OR), half full (1HF or 2HF), and almost full/almost empty (1AF/AE or 2AF/AE).
Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write-enable (1WRTEN or 2WRTEN) input and input-ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read-clock (1RDCLK or 2RDCLK) input when the read-enable (1RDEN or 2RDEN) input and output-ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO can be asynchronous to one another.
Each input-ready flag (1IR or 2IR) is synchronized by two flip-flop stages to its write clock (1WRTCLK or 2WRTCLK), and each output-ready flag (1OR or 2OR) is synchronized by three flip-flop stages to its read clock (1RDCLK or 2RDCLK). This multistage synchronization ensures reliable flag-output states when data is written and read asynchronously.
A half-full flag (1HF or 2HF) is high when the number of bits stored in its FIFO is greater than or equal to half the depth of the FIFO. An almost-full/almost-empty flag (1AF/AE or 2AF/AE) is high when eight or fewer bits are stored in its FIFO and when eight or fewer empty locations are left in the FIFO. A bit present on the data output is not stored in the FIFO.
The SN74ACT2226 and SN74ACT2228 are characterized for operation from -40°C to 85°C.
For more information on this device family, see the application report FIFOs With a Word Width of One Bit (literature number SCAA006).
- Dual Independent FIFOs Organized as:
- 64 Words by 1 Bit Each - SN74ACT2226
- 256 Words by 1 Bit Each - SN74ACT2228
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident on Each FIFO
- Input-Ready Flags Synchronized to Write Clocks
- Output-Ready Flags Synchronized to Read Clocks
- Half-Full and Almost-Full/Almost-Empty Flags
- Support Clock Frequencies up to 22 MHz
- Access Times of 20 ns
- Low-Power Advanced CMOS Technology
- Packaged in 24-Pin Small-Outline Integrated-Circuit Package
- PTB48560B - 具有自动跟踪定序的 30W 48V 输入 DC/DC 转换器
- MSP430FG6625 - MSP430FG6626 混合信号微控制器
- SN54HC11 - 三路 3 输入正与门
- SN75189A - 四路线路接收器
- TRF3705 - 300MHz 至 4GHz 正交调制器
- MSP430FR6870 - MSP430FR687x、MSP430FR682x 、MSP430FR587x 混合信号微控制器
- SN74AUC2G80 - 双路上升沿 D 类触发器
- ADC12D1800 - 12 位、单路 3.6 GSPS 超高速 ADC
- SN74ALVCH162836 - 具有三态输出的 20 位通用总线驱动器
- SN65LVDT352 - 具有 -4 至 5V 共模范围的四路 LVDS 接收器



