

- TMDSCNCD28P55X - 开发板,套件,编程器 > 评估板 > 嵌入式 MCU、DSP 评估板
- MSP430F2619TPNR - 集成电路(IC) > 嵌入式 > 微控制器
- REG113NA-2.5/3K - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- LP3907SQX-PFX6W/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性 + 开关
- OPA338NA/3K - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- UCC5390ECDWV - 隔离器 > 隔离器 - 栅极驱动器
- DAC-08EP - 集成电路(IC) > 数据采集 > 数模转换器(DAC)
- OPA244PAG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- INA280A3IDCKR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN74V3670-6PEU - 集成电路(IC) > 逻辑 > FIFO 存储器
- TRF1305A1RPVR - 射频和无线 > 射频放大器
- SN65C3238EDW - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TPD8S300RUKR - 电路保护 > 浪涌抑制 IC
- MAX3221IDBR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- MSP430F2619TPM - 集成电路(IC) > 嵌入式 > 微控制器
- EVK50C400-EQF - 评估和演示板及套件
- ADS5500IPAP - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- SN74HCS266QDRQ1 - 集成电路(IC) > 逻辑 > 门和反相器
- TPS6593C3A0RWERQ1 - 集成电路(IC) > 电源管理(PMIC) > 电源管理 - 专用
- SN74GTLPH16916VR - 逻辑 - 通用总线功能



SN74ACT2226 - 64 x 1 x 2 双独立同步 FIFO 存储器
SN74ACT2226是TI德州仪器公司的一款FIFO寄存器产品,SN74ACT2226是64 x 1 x 2 双独立同步 FIFO 存储器,本站介绍了SN74ACT2226的封装应用图解、特点和优点、功能等,并给出了与SN74ACT2226相关的TI元器件型号供参考。
SN74ACT2226 - 64 x 1 x 2 双独立同步 FIFO 存储器 - FIFO寄存器 - 触发器/锁存器/寄存器 - 德州仪器
The SN74ACT2226 and SN74ACT2228 are dual FIFOs suited for a wide range of serial-data buffering applications, including elastic stores for frequencies up to T2 telecommunication rates. Each FIFO on the chip is arranged as 64 × 1 (SN74ACT2226) or 256 × 1 (SN74ACT2228) and has control signals and status flags for independent operation. Output flags for each FIFO include input ready (1IR or 2IR), output ready (1OR or 2OR), half full (1HF or 2HF), and almost full/almost empty (1AF/AE or 2AF/AE).
Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write-enable (1WRTEN or 2WRTEN) input and input-ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read-clock (1RDCLK or 2RDCLK) input when the read-enable (1RDEN or 2RDEN) input and output-ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO can be asynchronous to one another.
Each input-ready flag (1IR or 2IR) is synchronized by two flip-flop stages to its write clock (1WRTCLK or 2WRTCLK), and each output-ready flag (1OR or 2OR) is synchronized by three flip-flop stages to its read clock (1RDCLK or 2RDCLK). This multistage synchronization ensures reliable flag-output states when data is written and read asynchronously.
A half-full flag (1HF or 2HF) is high when the number of bits stored in its FIFO is greater than or equal to half the depth of the FIFO. An almost-full/almost-empty flag (1AF/AE or 2AF/AE) is high when eight or fewer bits are stored in its FIFO and when eight or fewer empty locations are left in the FIFO. A bit present on the data output is not stored in the FIFO.
The SN74ACT2226 and SN74ACT2228 are characterized for operation from -40°C to 85°C.
For more information on this device family, see the application report FIFOs With a Word Width of One Bit (literature number SCAA006).
- Dual Independent FIFOs Organized as:
- 64 Words by 1 Bit Each - SN74ACT2226
- 256 Words by 1 Bit Each - SN74ACT2228
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident on Each FIFO
- Input-Ready Flags Synchronized to Write Clocks
- Output-Ready Flags Synchronized to Read Clocks
- Half-Full and Almost-Full/Almost-Empty Flags
- Support Clock Frequencies up to 22 MHz
- Access Times of 20 ns
- Low-Power Advanced CMOS Technology
- Packaged in 24-Pin Small-Outline Integrated-Circuit Package
- TPS25940 - 具有集成阻断 FET 的 2.7V-18V 熔丝
- TPS62100 - 具有可调节输出的多模式 300kHz 同步降压转换器
- UCC2808A-2Q1 - 汽车类低功耗电流模式推挽 PWM
- CSD17553Q5A - N 通道 NexFET 功率 MOSFET,CSD17553Q5A
- TMS320C28341 - Delfino 微处理器
- MSP430AFE252 - 16 位超低功耗微处理器,具有 16kB 闪存、512B RAM 和 2 段 SD24
- TPS40052 - 具有 DDR 跟踪的宽输入 (8V-40V) 最高频率 1MHz 的同步降压控制器
- CD54HC4520 - 高速 CMOS 逻辑双路 BCD 加计数器
- MSP430F4616 - 16 位超低功耗 MCU,具有 92KB 闪存、4KB RAM、12 位 ADC、DMA 和 160 段 LCD
- SN65HVD3086E - Low-Power RS-485 Full-Duplex Drivers/Receivers



