

- LM3S5B91-IQC80-C3T - 嵌入式 - 微控制器
- UCC5320SCD - 隔离器 > 隔离器 - 栅极驱动器
- BQ24081DRCR - 集成电路(IC) > 电源管理(PMIC) > 电池充电器
- TL431AQDBVRE4 - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- LMK3H0102V18RERR - 集成电路(IC) > 时钟/定时 > 应用特定时钟/定时
- ADS7953SBRHBR - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- ADS7041IDCUR - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- CDCDB803ERSLR - 集成电路(IC) > 时钟/定时 > 时钟缓冲器,驱动器
- ISO7740FDW - 隔离器 > 数字隔离器
- INA791AIDEKR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TLC5971RGET - 集成电路(IC) > 电源管理(PMIC) > LED 驱动器
- DRV5056A3EDBZRQ1 - 传感器,变送器 > 磁性传感器 > 线性、罗盘(IC)
- CC2420RGZR - 射频和无线 > 射频收发器 IC
- CD40109BPW - 集成电路(IC) > 逻辑 > 转换器,电平移位器
- ADS5541IPAPR - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- MSP430FR2475TRHBR - 集成电路(IC) > 嵌入式 > 微控制器
- SN75173D - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- SN65HVD10DG4 - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- LP3875EMP-1.8/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- LMP2016MME/NOPB - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器



SN74ACT2227 - 64 x 1 x 2 双独立同步 FIFO 存储器
SN74ACT2227是TI德州仪器公司的一款FIFO寄存器产品,SN74ACT2227是64 x 1 x 2 双独立同步 FIFO 存储器,本站介绍了SN74ACT2227的封装应用图解、特点和优点、功能等,并给出了与SN74ACT2227相关的TI元器件型号供参考。
SN74ACT2227 - 64 x 1 x 2 双独立同步 FIFO 存储器 - FIFO寄存器 - 触发器/锁存器/寄存器 - 德州仪器
The SN74ACT2227 and SN74ACT2229 are dual FIFOs suited for a wide range of serial-data buffering applications including elastic stores for frequencies up to OC-1 telecommunication rates. Each FIFO on the chip is arranged as 64 × 1 (SN74ACT2227) or 256 × 1 (SN74ACT2229) and has control signals and status flags for independent operation. Output flags for each FIFO include input ready (1IR or 2IR), output ready (1OR or 2OR), half full (1HF or 2HF), and almost full/almost empty (1AF/AE or 2AF/AE).
Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write-enable (1WRTEN or 2WRTEN) input and input-ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read-clock (1RDCLK or 2RDCLK) input when the read-enable (1RDEN or 2RDEN) input and output-ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO can be asynchronous to one another. A FIFO data output (1Q or 2Q) is in the high-impedance state when its output-enable (1OE or 2OE) input is low.
Each input-ready flag (1IR or 2IR) is synchronized by two flip-flop stages to its write clock (1WRTCLK or 2WRTCLK), and each output-ready flag (1OR or 2OR) is synchronized by three flip-flop stages to its read clock (1RDCLK or 2RDCLK). This multistage synchronization ensures reliable flag-output states when data is written and read asynchronously.
A half-full flag (1HF or 2HF) is high when the number of bits stored in its FIFO is greater than or equal to half the depth of the FIFO. An almost-full/almost-empty flag (1AF/AE or 2AF/AE) is high when eight or fewer bits are stored in its FIFO and when eight or fewer empty locations are left in the FIFO. A bit present on the data output is not stored in the FIFO.
The SN74ACT2227 and SN74ACT2229 are characterized for operation from -40°C to 85°C.
For more information on this device family, see the application report FIFOs With a Word Width of One Bit (literature number SCAA006).
- Dual Independent FIFOs Organized as: 64 Words by 1 Bit Each - SN74ACT2227 256 Words by 1 Bit Each - SN74ACT2229
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident on Each FIFO
- Input-Ready Flags Synchronized to Write Clocks
- Output-Ready Flags Synchronized to Read Clocks
- Half-Full and Almost-Full/Almost-Empty Flags
- Support Clock Frequencies up to 60 MHz
- Access Times of 9 ns
- 3-State Data Outputs
- Low-Power Advanced CMOS Technology
- Packaged in 28-Pin SOIC Package
- MC1489 - 四路线路接收器
- SN75ALS160 - 八路通用接口总线收发器
- DS32EV400 - DS32EV400 DisplayPort(TM) 四路均衡器
- LM5001 - 宽输入电压 1A 开关模式稳压器
- CD4034B-MIL - CMOS 8 级静态双向并行/串行输入/输出总线寄存器
- LMD18400 - 四路高侧驱动器
- LT1009M - 2.5V 集成参考电路
- TPS62110-EP - 增强型产品 17V、1.5A 同步降压转换器
- CD54HC174 - 具有复位功能的高速 CMOS 逻辑六路 D 类触发器
- ADC08351 - 8 位、42 MSPS、40 mW A/D 转换器



