The ’ACT533 devices are octal transparent D-type latches with 3-state outputs. When the latch-enable (LE) input is high, the Q\ outputs follow the complements of the data (D) inputs. When LE is taken low, the Q\ outputs are latched at the inverted levels set up at the D inputs.

A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

(OE)\ does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, (OE)\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

• 4.5-V to 5.5-V VCC Operation
• Inputs Accept Voltages to 5.5 V
• Max tpd of 11 ns at 5 V
• Inputs Are TTL-Voltage Compatible
• 3-State Inverting Outputs Drive Bus Lines Directly

• UC1825A-DIE - Rad-Tolerant, High-Speed PWM Controller
• CC430F5143 - 具有射频内核的 CC430F614x、CC430F514x、CC430F512x SoC
• TAS5760M - 具有功率限制器的基本 I2S 输入放大器（滤波器和集成式耳机）
• UC2827-2 - 降电流/电压馈送推挽 PWM 控制器
• TPS62200 - 采用 SOT-23 封装的可调节 300mA 95% 效率步降控制器
• LMK03318 - 超低抖动时钟发生器系列
• TS3DS26227 - 具有输入逻辑转换的高带宽双 SPDT 差动信号开关
• CD54HC237 - 具有地址锁存器的高速 CMOS 逻辑 3 至 8 线路解码器多路解复用器
• ADC78H89 - 7 通道、500 KSPS、12 位 A/D 转换器
• ADS41B25 - 12 位 125MSPS 缓冲低功耗 ADC