

- DS92LV1021AMSA/NOPB - 集成电路(IC) > 接口 > 串行器,解串器
- INA131AP-1 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LM2903QPWRQ1 - 集成电路(IC) > 线性 > 比较器
- AM3505AZERAC - 集成电路(IC) > 嵌入式 > 微处理器
- LM3207TLX-2.53/NOPB - 电源管理IC - 稳压器 - DC DC 开关稳压器
- SN74LV374AGQNR - 逻辑 - 触发器
- LM2595T-ADJ - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- LM4040D20ILP - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- TMS4C1070B-30N - 集成电路(IC) > 存储器 > 存储器
- SN74ABTH182652APM - 集成电路(IC) > 逻辑 > 专用逻辑器件
- SN74LS378NSRG4 - 逻辑 - 触发器
- TPS2320IDRG4 - 集成电路(IC) > 电源管理(PMIC) > 热插拔控制器
- SN7534051NS - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- UCC3917NG4 - 电源管理IC - 热插拔控制器
- SN74ALVCHR16601VR - 集成电路(IC) > 逻辑 > 通用总线功能
- SN74CBT3244CDWR - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- TPS62110RSARG4 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- DS90CP04TLQ-NS - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- UCC28730D - 集成电路(IC) > 电源管理(PMIC) > AC DC 转换器,离线开关
- OPA2111KM - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器



SN74ACT8990 - 具有 16 位通用主机接口的测试总线控制器 IEEE Std 1149.1 (JTAG) TAP 主控方
SN74ACT8990是TI德州仪器公司的一款边界扫描(JTAG)逻辑产品,SN74ACT8990是具有 16 位通用主机接口的测试总线控制器 IEEE Std 1149.1 (JTAG) TAP 主控方,本站介绍了SN74ACT8990的封装应用图解、特点和优点、功能等,并给出了与SN74ACT8990相关的TI元器件型号供参考。
SN74ACT8990 - 具有 16 位通用主机接口的测试总线控制器 IEEE Std 1149.1 (JTAG) TAP 主控方 - 边界扫描(JTAG)逻辑 - 特殊逻辑 - 德州仪器
The 'ACT8990 test-bus controllers (TBC) are members of the Texas Instruments SCOPETM testability integrated-circuit family. This family of components supports IEEE Standard 1149.1-1990 (JTAG) boundary scan to facilitate testing of complex circuit-board assemblies. The 'ACT8990 differ from other SCOPETM integrated circuits. Their function is to control the JTAG serial-test bus rather than being target boundary-scannable devices.
The required signals of the JTAG serial-test bus - test clock (TCK), test mode select (TMS), test data input (TDI), and test data output (TDO) can be connected from the TBC to a target device without additional logic. This is done as a chain of IEEE Standard 1149.1-1990 boundary-scannable components that share the same serial-test bus. The TBC generates TMS and TDI signals for its target(s), receives TDO signals from its target(s), and buffers its test clock input (TCKI) to a test clock output (TCKO) for distribution to its target(s). The TMS, TDI, and TDO signals can be connected to a target directly or via a pipeline, with a retiming delay of up to 31 bits. Since the TBC can be configured to generate up to six separate TMS signals [TMS (5-0)], it can be used to control up to six target scan paths that are connected in parallel (i.e., sharing common TCK, TDI, and TDO signals).
While most operations of the TBC are synchronous to TCKI, a test-off (TOFF\) input is provided for output control of the target interface, and a test-reset (TRST\) input is provided for hardware/software reset of the TBC. In addition, four event [EVENT (3-0)] I/Os are provided for asynchronous communication to target device(s). Each event has its own event generation/detection logic, and detected events can be counted by two 16-bit counters.
The TBC operates under the control of a host microprocessor/microcontroller via the 5-bit address bus [ADRS (4-0)] and the 16-bit read/write data bus [DATA (15-0)]. Read (RD\) and write (WR\) strobes are implemented such that the critical host-interface timing is independent of the TCKI period. Any one of 24 registers can be addressed for read and/or write operations. In addition to control and status registers, the TBC contains two command registers, a read buffer, and a write buffer. Status of the TBC is transmitted to the host via ready (RDY\) and interrupt (INT\) outputs.
Major commands can be issued by the host to cause the TBC to generate the TMS sequences necessary to move the target(s) from any stable test-access-port (TAP) controller state to any other stable TAP state, to execute instructions in the Run-Test/Idle TAP state, or to scan instruction or test data through the target(s). A 32-bit counter can be preset to allow a predetermined number of execution or scan operations.
Serial data that appears at the selected TDI input (TDI1 or TDI0) is transferred into the read buffer, which can be read by the host to obtain up to 16 bits of the serial-data stream. Serial data that is transmitted from the TDO output is written by the host to the write buffer.
The SN54ACT8990 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ACT8990 is characterized for operation from 0°C to 70°C.
NC - No internal connection
- Members of the Texas Instruments SCOPETM Family of Testability Products
- Compatible With the IEEE Standard 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- Control Operation of Up to Six Parallel Target Scan Paths
- Accommodate Pipeline Delay to Target of Up to 31 Clock Cycles
- Scan Data Up to 232 Clock Cycles
- Execute Instructions for Up to 232 Clock Cycles
- Each Device Includes Four Bidirectional Event Pins for Additional Test Capability
- Inputs Are TTL-Voltage Compatible
- EPICTM (Enhanced-Performance Implanted CMOS) 1-m Process
- Packaged in 44-Pin Plastic Leaded Chip Carrier (FN), 68-Pin Ceramic Pin Grid Array (GB), and 68-Pin Ceramic Quad Flat Packages (HV)
SCOPE and EPIC are trademarks of Texas Instruments Incorporated.
- ADS7891 - 具有 Ref 引脚的 2.7V-5.25V 数字 5V 模拟 14 位 3MSP 并行 ADC
- TPS2206 - 具有串行接口的 1A 双插槽 PC 卡电源开关
- LM4040A25 - 2.5V 精密微功耗并联电压参考,0.1% 精确度
- TL4050C41 - 精密微功耗并联电压基准
- UCC3807-1 - 可编程最大占空比 PWM 控制器
- SN75LBC175 - 四路低功耗差动线路接收器
- ADS1146 - 用于温度传感器的 16 位模数转换器
- TPS75615 - 单输出 LDO、5.0A、固定电压 (1.5V)、低静态电流、快速瞬态响应
- UC2854A - 增强型高功率因子前置稳压器
- TPS62160 - 采用 2x2 QFN 封装的 3-17V 1A 降压转换器



