

- SN74LVC3G34YZPRB - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- ADS8332IBRGER - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- TL2843BP - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- TPS566231EVM - 开发板,套件,编程器 > 评估板 > DC/DC 和 AC/DC(离线)SMPS 评估板
- OPA743UA - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TMX5700714PZQQ1 - 嵌入式 - 微控制器
- LMC6574BIMX - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LMR51420XFDDCR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- LMK03200ISQ/NOPB - 集成电路(IC) > 时钟/定时 > 时钟发生器,PLL,频率合成器
- SN74ABT540NSR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- UCC3895DW - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- DS90CP22MT/NOPB - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- TMS320DM8147SCYE1 - 集成电路(IC) > 嵌入式 > DSP(数字信号处理器)
- OPA234EA - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TL4051A12QDCKR - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- TLK3134ZEL - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- LMH6609MF - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN74HC138PWRE4 - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- TMS320C6748BZCG4 - 集成电路(IC) > 嵌入式 > DSP(数字信号处理器)
- RI-TRP-RFOB-01 - 射频和无线 > RFID 应答器、标签



SN74AUC16374 - 具有三态输出的 16 位边沿 D 类触发器
SN74AUC16374是TI德州仪器公司的一款D类触发器产品,SN74AUC16374是具有三态输出的 16 位边沿 D 类触发器,本站介绍了SN74AUC16374的封装应用图解、特点和优点、功能等,并给出了与SN74AUC16374相关的TI元器件型号供参考。
SN74AUC16374 - 具有三态输出的 16 位边沿 D 类触发器 - D类触发器 - 触发器/锁存器/寄存器 - 德州仪器
- Member of the Texas Instruments Widebus Family
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- Ioff Supports Partial-Power-Down Mode Operation
- Sub-1-V Operable
- Max tpd of 2.8 ns at 1.8 V
- Low Power Consumption, 20-µA Max ICC
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
Widebus is a trademark of Texas Instruments.
DESCRIPTION/ORDERING INFORMATION
This 16-bit edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.
The SN74AUC16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- TLV71125125 - 采用 1.5mm X 1.5mm SON 封装的 200mA 输出、低噪声、高 PSRR、低压降双路稳压器
- MSP430F6720 - MSP430F673x、MSP430F672x 混合信号微处理器
- TPS62621 - 600mA、6MHz、1.8V 输出电压、90% 高效降压转换器
- TIBPAL20R8-20M - 高性能 Impact PAL 电路
- MSP430F5636 - MSP430F563x 混合信号微处理器
- SN65MLVD082 - 8 通道半双工 M-LVDS 收发器
- TLK4250 - 4 通道 1-2.5Gbps/通道 18 位收发器
- TPS3802L30 - 超小型 3 引脚电源电压监控器
- LP38501-ADJ - 用于 2.7V 至 5.5V 输入的 3A FlexCap 低压降线性稳压器
- TMS320DM355 - 数字媒体片上系统 (DMSoC)



