

- FCT162H543CTPACTE4 - 逻辑 - 缓冲器,驱动器,接收器,收发器
- TPS62260DDCRG4 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- LM4040D10IDBZT - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- OPA211SHKQ - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SNJ54LS628J - 集成电路(IC) > 时钟/定时 > 可编程定时器和振荡器
- NE529A - 集成电路(IC) > 线性 > 比较器
- CDC6C020000ADLFRQ1 - 晶体,振荡器,谐振器 > 振荡器
- TPA0222PWPG4 - 线性 - 放大器 - 音频
- UC2572DG4 - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- LP3852EMP-3.3/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- ISOW7840DWE - 隔离器 > 数字隔离器
- TPIC6B273N - 集成电路(IC) > 逻辑 > 锁存器
- CC1121EMK-868-915 - 开发板,套件,编程器 > 评估板 > 射频评估和开发套件,板
- SN74LVTH16500GQLR - 集成电路(IC) > 逻辑 > 通用总线功能
- LM3671LC-1.2/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- LMG2610RRGT - 集成电路(IC) > 电源管理(PMIC) > 全半桥驱动器
- LM148J/PB - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TPS79927DRVR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- TPS70158PWPR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- SN74LVC1G19DRLR - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器



SN74AUC1G74 - 具有清零和预设功能的单路上升沿 D 类触发器
SN74AUC1G74是TI德州仪器公司的一款无产品,SN74AUC1G74是具有清零和预设功能的单路上升沿 D 类触发器,本站介绍了SN74AUC1G74的封装应用图解、特点和优点、功能等,并给出了与SN74AUC1G74相关的TI元器件型号供参考。
SN74AUC1G74 - 具有清零和预设功能的单路上升沿 D 类触发器 - 无 - 小尺寸逻辑器件 - 德州仪器
- Available in the Texas Instruments NanoFree Package
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- Ioff Supports Partial-Power-Down Mode Operation
- Sub-1-V Operable
- Max tpd of 1.5 ns at 1.8 V
- Low Power Consumption, 10-µA Max ICC
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
NanoFree Is a trademark of Texas Instruments
DESCRIPTION/ORDERING INFORMATION
This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.
A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. To better optimize the flip-flop for higher frequencies, the CLR input overrides the PRE input when they are both low.
NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- MSP430F2616 - 16 位超低功耗 MCU,具有 92KB 闪存、4KB RAM、12 位 ADC、双 DAC、2 个 USCI、HW 乘法器和 DMA
- SN74AUP3G14 - 低功耗三路施密特触发反向器
- SN74ALS832A - 六路 2 输入或驱动器
- LMP8603-Q1 - 汽车级、60V、双向、低侧/高侧、电压输出电流感测放大器
- TS3USBA225 - DP3T USB 2.0 高速 (480Mbps) 音频开关
- SN74LVC2G02 - 双路 2 输入正或非门
- MSP430F2418 - 16 位超低功耗微控制器,具有 116KB 闪存、8KB RAM、12 位 ADC、2 个 USCI 和 HW 乘法器
- LP38691-ADJ - 500mA Low Dropout CMOS Linear Regulators with Adjustable Output Stable with Ceramic Output Capacito
- UC2842AQ - 汽车类电流模式 PWM 控制器
- TPS22962 - TPS22962 5.5V、6A、4.4mΩ 导通电阻负载开关



