

- SN74BCT125ADG4 - 逻辑 - 缓冲器,驱动器,接收器,收发器
- LM3S1811-IQC50-C5T - 集成电路(IC) > 嵌入式 > 微控制器
- TMS320F28033P1PAGS - 集成电路(IC) > 嵌入式 > 微控制器
- TPS77618DRG4 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- TLV2721IDBVR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TPS2013DR - 集成电路(IC) > 电源管理(PMIC) > 配电开关,负载驱动器
- LM8502TMX/NOPB - 集成电路(IC) > 电源管理(PMIC) > LED 驱动器
- TPS563231DRLT - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- LMV981MFX/NOPB - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- JM54AC541S2A-RH - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- TRS3232EIPWR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TPS53632RSMT - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- SN74ABT7820-30PN - 集成电路(IC) > 逻辑 > FIFO 存储器
- LP3875ET-ADJ/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- ADS8319IBDRCT - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- DCV010505DP-U/700 - 板安装电源 > 直流转换器
- AWR6843ARBGALPQ1 - 传感器,变送器 > 专用传感器
- ADC10662CIWM/NOPB - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- LME49725MAX/NOPB - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LM61CIZ/NOPB - 传感器,变送器 > 温度传感器 > 模拟和数字输出



SN74AUC1G74 - 具有清零和预设功能的单路上升沿 D 类触发器
SN74AUC1G74是TI德州仪器公司的一款无产品,SN74AUC1G74是具有清零和预设功能的单路上升沿 D 类触发器,本站介绍了SN74AUC1G74的封装应用图解、特点和优点、功能等,并给出了与SN74AUC1G74相关的TI元器件型号供参考。
SN74AUC1G74 - 具有清零和预设功能的单路上升沿 D 类触发器 - 无 - 小尺寸逻辑器件 - 德州仪器
- Available in the Texas Instruments NanoFree Package
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- Ioff Supports Partial-Power-Down Mode Operation
- Sub-1-V Operable
- Max tpd of 1.5 ns at 1.8 V
- Low Power Consumption, 10-µA Max ICC
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
NanoFree Is a trademark of Texas Instruments
DESCRIPTION/ORDERING INFORMATION
This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.
A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. To better optimize the flip-flop for higher frequencies, the CLR input overrides the PRE input when they are both low.
NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- TWL1200-Q1 - 汽车类 SDIO、UART 和音频电压电平收发器
- LP2988 - 具有可编程上电复位延迟的微功耗,200 mA 超低压降 低噪声电压稳压器
- DAC7617 - 四路串行输入 12 位电压输出数模转换器
- CDCV857BI - CDCV857B、CDCV857BI:2.5V 锁相环时钟驱动器
- UC3710 - 辅助大电流 MOSFET 驱动器
- MSP430G2332 - MSP430G2x32、MSP430G2x02 混合信号微处理器
- UC1842A - 电流模式 PWM 控制器
- PTH03000W - 6A 输出 3.3V 输入的宽输出调节插拔电源模块
- ADC121S101 - 单通道、0.5 至 1 Msps、12 位 A/D 转换器
- CSD17552Q3A - 30V N 通道 MOSFET



