This positive-edge-triggered flip-flop utilizes TTL circuitry to implement D-type flip-flop logic with a direct clear (CLR)\ input. Information at the data (D) inputs meeting setup-time requirements is transferred to outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

• Contains Four Flip-Flops With Double-Rail Outputs
• Buffered Clock and Direct Clear Inputs
• Applications Include:
  • Buffer/Storage Registers
  • Shift Registers
  • Pattern Generators

• LMP8640HV - Precision High Voltage Current Sense Amplifier
• SN74ALS841 - 具有三态输出的 10 位总线接口 D 类锁存器
• ADS62P48 - 具有 DDR LVDS 和并行 CMOS 输出的双通道 14 位、210MSPS ADC
• TPS61040-Q1 - 汽车类低功耗 400mA DC/DC 升压转换器
• SN74ALVCF162834 - 具有三态输出的 3.3V CMOS 18 位通用总线驱动器
• TMS320VC5510A - 定点数字信号处理器
• MSP430F67761 - MSP430F677x1、MSP430F676x1 、MSP430F674x1 混合信号微处理器
• NA555 - NA555、NE555、SA555、SE555
• LP2980-N - 采用 SOT-23 封装的微功耗 50 mA 超低压降稳压器
• LM3310 - 具有集成运算放大器和闸极脉冲调制开关的升压 PWM DC/DC 转换器