

- OPA2345EA/2K5 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- UC2842ADWTRG4 - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- INA200AIDGKTG4 - 集成电路(IC) > 电源管理(PMIC) > 电流调节/管理
- 5962-86839012A - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- OPA2251PA - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- DS160PR410RNQT - 集成电路(IC) > 接口 > 信号缓冲器、中继器、分离器
- UCC27834QDRQ1 - 集成电路(IC) > 电源管理(PMIC) > 栅极驱动器
- LMK03033CISQX/NOPB - 集成电路(IC) > 时钟/定时 > 时钟发生器,PLL,频率合成器
- CD74ACT05MS2298 - 集成电路(IC) > 逻辑 > 门和反相器
- TLC69652QRTWRQ1 - 集成电路(IC) > 电源管理(PMIC) > LED 驱动器
- TPS26633PWPT - 集成电路(IC) > 电源管理(PMIC) > 电流调节/管理
- ISO7810FDWR - 隔离器 > 数字隔离器
- SN74AUC1G19YEPR - 逻辑 - 信号开关,多路复用器,解码器
- THS3096EVM - 开发板,套件,编程器 > 评估板 > 运算放大器评估板
- LM2754SQEV - 评估板 - LED 驱动器
- DS90UB949A-Q1EVM - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- SN74ALVCH162601DLR - 集成电路(IC) > 逻辑 > 通用总线功能
- TLV61225DCKR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- AM26C32IPW - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TPS73150DBVR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性



SN74HC166A-EP - 增强型产品 8 位并行负载移位寄存器
SN74HC166A-EP是TI德州仪器公司的一款移位寄存器产品,SN74HC166A-EP是增强型产品 8 位并行负载移位寄存器,本站介绍了SN74HC166A-EP的封装应用图解、特点和优点、功能等,并给出了与SN74HC166A-EP相关的TI元器件型号供参考。
SN74HC166A-EP - 增强型产品 8 位并行负载移位寄存器 - 移位寄存器 - 触发器/锁存器/寄存器 - 德州仪器
This parallel-in or serial-in, serial-out register features gated clock (CLK, CLK INH) inputs and an overriding clear (CLR)\ input. The parallel-in or serial-in modes are established by the shift/load (SH/LD\) input. When high, SH/LD\ enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each clock (CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. CLK INH should be changed to the high level only when CLK is high. CLR\ overrides all other inputs, including CLK, and resets all flip-flops to zero.
- Controlled Baseline
- One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree
- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-µA Max ICC
- Typical tpd = 13 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 µA Max
- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion
Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
- SN74AVC4T245-Q1 - 具有可配置电压转换和 3 态输出的汽车类 4 位双电源总线收发器
- SN74LVC1G10 - 单路 3 输入正与非门
- LMH0384 - 3 Gbps HD/SD SDI 远距离和可配置自适应电缆均衡器
- TL751M12-Q1 - 汽车类单路输出 LDO、750mA、固定电压 (12.0V)、使能端、60V 负载突降保护
- TPS92314 - 具有 PFC 的 TPS92314 脱机初级侧感应转换器
- MSP430F6458 - MSP430F563xA 混合信号微控制器
- LM8330 - LM8330 I2C 兼容键盘控制器
- CDC111 - 3.3V LVPECL 差动时间驱动器
- ADC12J2700 - ADC12J1600 和 ADC12J2700 超宽带 RF 采样子系统
- INA286 - -14V 至 +80V、双向、高精度、低侧/高侧、高速、电压输出电流分流监控器



