These positive-edge-triggered D-type flip-flops have a direct clear (CLR)\ input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

• Wide Operating Voltage Range of 2 V to 6 V
• Outputs Can Drive Up To 10 LSTTL Loads
• Low Power Consumption, 80-µA Max ICC
• Typical tpd = 14 ns
• ±4-mA Output Drive at 5 V
• Low Input Current of 1 µA Max
• Contain Six Flip-Flops With Single-Rail Outputs
• Applications Include:
  • Buffer/Storage Registers
  • Shift Registers
  • Pattern Generators

• SN74HCT257 - 具有三态输出的四路 2 线路至 1 线路数据选择器/多路复用器
• REG104 - 1A 低噪声、低压降稳压器
• MSP430FR5732 - MSP430FR573x MSP430FR572x 混合信号微控制器
• MSP430FR5972 - MSP430FR597x(1)、MSP430FR5 87x(1) 混合信号微控制器
• ADS62P19 - 具有 DDR LVDS 和并行 CMOS 输出的双通道 11 位、250/210 MSPS ADC
• PGA309 - PGA309 电压输出可编程传感器调节器
• DS15BR400 - 具有预强制功能的 4 通道 LVDS 缓冲器/中继器
• SN74AVC4T245 - 具有可配置电压转换和三态输出的 4 位双电源总线收发器
• TPS2832 - 同向快速同步降压 MOSFET 驱动器
• MSP430F5335 - MSP430F533x 混合信号微处理器