

- ADC3421EVM - 开发板,套件,编程器 > 评估板 > 模数转换器(ADC)评估板
- TPS3870J4330DSERQ1 - 集成电路(IC) > 电源管理(PMIC) > 监控器
- TLV75728PDBVR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- LM2904BAQDGKRQ1 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TPS76627D - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- RC4560IDR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- PCA9544APWR - 集成电路(IC) > 接口 > 专用
- TPD1E01B04DPYEVM - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- LM6588MT - 集成电路(IC) > 线性 > 放大器 > 视频放大器和模块
- LP3891EMR-1.8/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- INA350ABSIRUGR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TXB0101DRYR - 集成电路(IC) > 逻辑 > 转换器,电平移位器
- TPS35AA17AGADDFR - 集成电路(IC) > 电源管理(PMIC) > 监控器
- SN74ALVCH16835DLR - 集成电路(IC) > 逻辑 > 通用总线功能
- SN75LBC784DWRG4 - 接口 - 驱动器,接收器,收发器
- SN74HC540NS - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- LM63610DQPWPRQ1 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- CD74HC534E - 集成电路(IC) > 逻辑 > 触发器
- UCC28503DW - 集成电路(IC) > 电源管理(PMIC) > PFC(功率因数校正)
- SN74LV161ANSR - 集成电路(IC) > 逻辑 > 计数器,除法器



SN74LS373 - 具有三态输出的八路 D 类透明锁存器
SN74LS373是TI德州仪器公司的一款D类锁存器产品,SN74LS373是具有三态输出的八路 D 类透明锁存器,本站介绍了SN74LS373的封装应用图解、特点和优点、功能等,并给出了与SN74LS373相关的TI元器件型号供参考。
SN74LS373 - 具有三态输出的八路 D 类透明锁存器 - D类锁存器 - 触发器/锁存器/寄存器 - 德州仪器
These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The high-impedance 3-state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. These devices are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The eight latches of the LS373 and S373 are transparent D-type latches, meaning that while the enable (C or CLK) input is high, the Q outputs follow the data (D) inputs. When C or CLK is taken low, the output is latched at the level of the data that was set up.
The eight flip-flops of the LS374 and S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic states that were set up at the D inputs.
Schmitt-trigger buffered inputs at the enable/clock lines of the S373 and S374 devices simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output-control (OC) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.
OC\ does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered, even while the outputs are off.
- Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Clock-Enable Input Has Hysteresis to Improve Noise Rejection (S373 and S374)
- P-N-P Inputs Reduce DC Loading on Data Lines (S373 and S374)
- SN74LVC1G04-Q1 - 汽车类单路反向器
- DS25BR400 - 具有发送去加重功能和接收均衡的四路 2.5 Gbps CML 收发器
- SN55188 - 四路线路驱动器
- CD74HCT75 - 高速 CMOS 逻辑双路 2 位双稳态透明锁存器
- SN54LS93 - 4 位二进制计数器
- CD4034B-MIL - CMOS 8 级静态双向并行/串行输入/输出总线寄存器
- SN55LBC173 - 四路低功耗差动线路接收器
- TPS62701 - 用于具有内置时钟 Dittering 电路和锡的射频功率放大器的 2MHz 650mA 降压转换器
- DAC088S085 - 具有轨至轨输出的 8 位微功耗八路数模转换器
- LP2985A-50 - 具有关断状态和 1% 容限的 150mA 低噪声低压降稳压器



