

- SN74LV74ADGVR - 集成电路(IC) > 逻辑 > 触发器
- OPA2541AM - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- PT4566A - 直流转换器
- AM26C31MJB - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TLV71712PDQNT - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- MSP430G2201IRSA16T - 集成电路(IC) > 嵌入式 > 微控制器
- CD4072BE - 集成电路(IC) > 逻辑 > 门和反相器
- DS90LV048ATM/DRPB - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- CD74HCT4040M - 集成电路(IC) > 逻辑 > 计数器,除法器
- CD4520BNSR - 集成电路(IC) > 逻辑 > 计数器,除法器
- LM2105DR - 集成电路(IC) > 电源管理(PMIC) > 全半桥驱动器
- TLC2252AIP - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- MSP430FR5729IDA - 集成电路(IC) > 嵌入式 > 微控制器
- OPA4172IPW - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TPSM831022SIUR - 板安装电源 > 直流转换器
- SN74ALS29833NT - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- LMC6062AIM - 线性器件 - 放大器 - 仪器、运算放大器、缓冲放大器
- PTH05060WAZT - 板安装电源 > 直流转换器
- TPS54394EVM-057 - 开发板,套件,编程器 > 评估板 > DC/DC 和 AC/DC(离线)SMPS 评估板
- SN74LVT245BPW - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器



SN74LV123A-Q1 - 汽车类双路可重触发单稳多频振荡器
SN74LV123A-Q1是TI德州仪器公司的一款单稳多频振荡器产品,SN74LV123A-Q1是汽车类双路可重触发单稳多频振荡器,本站介绍了SN74LV123A-Q1的封装应用图解、特点和优点、功能等,并给出了与SN74LV123A-Q1相关的TI元器件型号供参考。
SN74LV123A-Q1 - 汽车类双路可重触发单稳多频振荡器 - 单稳多频振荡器 - 特殊逻辑 - 德州仪器
The SN74LV123A is a dual retriggerable monostable multivibrator designed for 2-V to 5.5-V VCC operation.
This edge-triggered multivibrator features output pulse-duration control by three methods. In the first method, the A input is low, and the B input goes high. In the second method, the B input is high, and the A input goes low. In the third method, the A input is low, the B input is high, and the clear (CLR) input goes high.
The output pulse duration is programmable by selecting external resistance and capacitance values. The external timing capacitor must be connected between Cext and Rext/Cext (positive) and an external resistor connected between Rext/Cext and VCC. To obtain variable pulse durations, connect an external variable resistance between Rext/Cext and VCC. The output pulse duration also can be reduced by taking CLR low.
Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.
Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (A) or high-level-active (B) input. Pulse duration can be reduced by taking CLR low. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing.
During power up, Q outputs are in the low state, and Q outputs are in the high state. The outputs are glitch free, without applying a reset pulse.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- Qualified for Automotive Applications
- Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C
- Supports Mixed-Mode Voltage Operation on All Ports
- Schmitt-Trigger Circuitry on A, B, and CLR Inputs for Slow Input Transition Rates
- Edge Triggered From Active-High or Active-Low Gated Logic Inputs
- Ioff Supports Partial-Power-Down Mode Operation
- Retriggerable for Very Long Output Pulses, up to 100% Duty Cycle
- Overriding Clear Terminates Output Pulse
- Glitch-Free Power-Up Reset on Outputs
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- SN54LS375 - 4 位双稳态锁存器
- SN75HVD3082E - 低功耗半双工 RS-485 收发器
- SM320DM6446-HIREL - HiRel 达芬奇数字媒体片上系统
- SN54LS09 - 具有集电极开路输出的四路 2 输入正与门
- LMK00105 - 超低抖动 LVCMOS 扇出缓冲器/电平转换器(具有通用输入)
- SN65MLVD040 - 4 通道半双工 M-LVDS 线路收发器
- ADC16DV160 - 具有 DDR LVDS 输出的双通道、16 位、160 MSPS 模数转换器
- LM5021 - 8-30V、电流模式 AC-DC PWM 升压控制器
- MSP430F5504 - 混合信号微处理器
- MSP430F6730A - MSP430F673xA、MSP430F672xA 混合信号微控制器



