

- AMC0311DDWVR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN74LV374AGQNR - 逻辑 - 触发器
- TPSM82912RDUR - 板安装电源 > 直流转换器
- TPUL2G223BQBR - 集成电路(IC) > 逻辑 > 多谐振荡器
- UCC2917DG4 - 电源管理IC - 热插拔控制器
- SN74ABT16501DGGR - 集成电路(IC) > 逻辑 > 通用总线功能
- SN74LVC07ADRG4 - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- MAX3223EIDWR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- ADS7043IDCUR - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- TPS51116RGE - 集成电路(IC) > 电源管理(PMIC) > 特殊用途稳压器
- TLV3402IDGKG4 - 集成电路(IC) > 线性 > 比较器
- TMUX6111RTER - 集成电路(IC) > 接口 > 模拟开关,多路复用器,解复用器
- THS4271DG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TLC2254QDRG4Q1 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- PT6406B - 直流转换器
- TPS259240DRCR - 集成电路(IC) > 电源管理(PMIC) > 电流调节/管理
- TPS6734EVM - 开发板,套件,编程器 > 评估板 > DC/DC 和 AC/DC(离线)SMPS 评估板
- THS4151IDGN - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN74AHC32PWR - 集成电路(IC) > 逻辑 > 门和反相器
- TPS60502DGS - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器



SN74LV573AT - 具有三态输出的八路透明 D 类锁存器
SN74LV573AT是TI德州仪器公司的一款D类锁存器产品,SN74LV573AT是具有三态输出的八路透明 D 类锁存器,本站介绍了SN74LV573AT的封装应用图解、特点和优点、功能等,并给出了与SN74LV573AT相关的TI元器件型号供参考。
SN74LV573AT - 具有三态输出的八路透明 D 类锁存器 - D类锁存器 - 触发器/锁存器/寄存器 - 德州仪器
- Inputs Are TTL-Voltage Compatible
- 4.5-V to 5.5-V VCC Operation
- Typical tpd = 5.1 ns at 5 V
- Typical VOLP (Output Ground Bounce)<0.8 V at VCC = 5 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot)>2.3 V at VCC = 5 V, TA = 25°C
- Supports Mixed-Mode Voltage Operation on All Ports
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
DESCRIPTION/ORDERING INFORMATION
The SN74LV573AT is an octal transparent D-type latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
To ensure the high-impedance state during power up or power down, OE shall be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- OPA2604 - 双路 FET 输入、低失真运算放大器
- PCM5121 - 具有 PCM 接口和固定音频处理的 2V RMS DIRECTPATH 106dB 音频立体声 DAC
- LM4125 - 精密微功耗低压降电压基准
- TPS62401 - 具有 1 线接口、采用 QFN 封装的双路 1.1V/400mA 和 1.8V/600mA 2.25MHz 步降转换器
- TPS2068C - 单通道、限流 USB 配电开关
- LM4675 - 具有扩频的超低 EMI、免滤波、2.65W、单声道、D 类音频功率放大器
- CD4078B - CMOS 8 输入或非/或门
- LMK00725 - 低偏斜 1 到 5 差动到 3.3V LVPECL 扇出缓冲器
- LM828 - Switched Capacitor Voltage Converter
- DS90C385A - LVDS 发送器平板显示 85MHz



