TI公司，TI官网，TI代理商
TI(德州仪器)|TI产品型号搜索：
专营TI（德州仪器）元器件，强大的现货交付能力，解决您的采购难题
全流程提供TI（德州仪器）现货供应链服务
当前位置：TI代理 > > TI芯片 >> SN74SSTVF32852
SN74SSTVF32852技术文档下载：
SN74SSTVF32852技术文档产品手册下载
SN74SSTVF32852 - 产品图解：
TI芯片：
承诺原装正品
专营TI德州仪器，真正优化您的供应链
TI产品 - SN74SSTVF32852介绍

SN74SSTVF32852 - 具有 SSTL_2 输入和输出的 24 位至 48 位寄存缓冲器

SN74SSTVF32852是TI德州仪器公司的一款DDR寄存器产品，SN74SSTVF32852是具有 SSTL_2 输入和输出的 24 位至 48 位寄存缓冲器，本站介绍了SN74SSTVF32852的封装应用图解、特点和优点、功能等，并给出了与SN74SSTVF32852相关的TI元器件型号供参考。

SN74SSTVF32852 - 具有 SSTL_2 输入和输出的 24 位至 48 位寄存缓冲器 - DDR寄存器 - 存储器接口时钟和寄存器 - 德州仪器

产品描述

This 24-bit to 48-bit registered buffer is designed for 2.3-V to 2.7-V VCC operation.

All inputs are SSTL_2, except the LVCMOS reset (RESET)\ input. All outputs are edge-controlled circuits, optimized for unterminated DIMM loads, and meet SSTL_2 Class I specifications.

The SN74SSTVF32852 operates from a differential clock (CLK and CLK\). Data are registered at the crossing of CLK going high and CLK\ going low.

The device supports low-power standby operation. When RESET\ is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET\ is low, all registers are reset and all outputs are forced low. The LVCMOS RESET\ input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET\ must be held in the low state during power up.

产品特性

  • Member of the Texas Instruments Widebus™ Family
  • Operates at 2.3 V to 2.7 V for PC1600, PC2100, and PC2700; 2.5 V to 2.7 V for PC3200
  • Pinout and Functionality Compatible With JEDEC Standard SSTV32852
  • Pinout Optimizes 1U DDR DIMM Layout
  • 600 ps Faster (Simultaneous Switching) Than the JEDEC Standard SSTV32852 in PC2700 DIMM Applications
  • 1-to-2 Outputs Support Stacked DDR DIMMs
  • One Device Per DIMM Required
  • Output Edge-Control Circuitry Minimizes Switching Noise in an Unterminated Line
  • Outputs Meet SSTL_2 Class I Specifications
  • Supports SSTL_2 Data Inputs
  • Differential Clock (CLK and CLK\) Inputs
  • Supports LVCMOS Switching Levels on the RESET\ Input
  • RESET\ Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

Widebus is a trademark of Texas Instruments.

下面可能是您感兴趣的TI德州仪器公司DDR寄存器元器件
节约时间成本，提高采购效率，TI官网授权代理
TI公司|TI德州仪器|德州仪器TI公司代理商|TI芯片代理商
TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货
寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购