TI,TI公司,TI代理商
TI(德州仪器)| TI产品型号搜索
专营TI元器件,强大的现货交付能力,解决您的采购难题
全流程提供TI现货供应链服务
当前位置:TI公司 > > TI芯片 >> TLK1211
TLK1211技术文档下载:
TLK1211技术文档产品手册下载
TLK1211 - 产品图解:
http://www.ti.com/cn/lit/gpn/tlk1211
承诺原装正品
专营TI,真正优化您的供应链
TI产品 - TLK1211介绍
TLK1211 - Gigabit Ethernet Serdes for PON

TLK1211是TI公司的一款1G-40G以太网/光纤通道收发器产品,TLK1211是Gigabit Ethernet Serdes for PON,本页介绍了TLK1211的产品说明、应用、特性等,并给出了与TLK1211相关的TI元器件型号供参考。

TLK1211 - Gigabit Ethernet Serdes for PON - 1G-40G以太网/光纤通道收发器 - 串行器、解串器 - TI公司(Texas Instruments,德州仪器)

产品描述

The TLK1211RCP gigabit ethernet transceiver provides for ultrahigh-speed, full-duplex, point-to-point data transmissions. This device is based on the timing requirements of the 10-bit interface specification by the IEEE 802.3 gigabit ethernet specification and is also compliant with the ANSI X3.230-1994 (FC-PH) fibre channel standard. The device supports data rates from 0.6 Gbps to 1.3 Gbps.

The primary application of the transceiver is to provide building blocks for point-to-point baseband data transmission over controlled impedance media of 50 Ω. The transmission media can be printed-circuit board traces, copper cables, or fiber-optical media. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The transceiver performs the data serialization, deserialization, and clock extraction functions for a physical layer interface device. The transceiver operates at 1.25 Gbps (typical), providing up to 1 Gbps of data bandwidth over a copper or optical media interface.

The transceiver supports both the defined 10-bit interface (TBI) and a reduced 5-bit interface utilizing double data rate (DDR) clocking. In the TBI mode the serializer/deserializer (SERDES) accepts 10-bit wide 8b/10b parallel encoded data bytes. The parallel data bytes are serialized and transmitted differentially at PECL compatible voltage levels. The SERDES extracts clock information from the input serial stream and deserializes the data, outputting a parallel 10-bit data byte.

In the DDR mode the parallel interface accepts 5-bit wide 8b/10b encoded data aligned on both the rising and falling edges of the reference clock. The data is clocked most significant bit first (bits 0–4 of the 8b/10b encoded data) on the rising edge of the clock and the least significant bits (bits 5–9 of the 8b/10b encoded data) are clocked on the falling edge of the clock.

The transceiver provides a comprehensive series of built-in tests for self-test purposes including loopback and pseudorandom binary sequence (PRBS) generation and verification. An IEEE 1149.1 JTAG port is also supported.

The transceiver is housed in a high-performance, thermally enhanced, 64-pin VQFP PowerPAD package. Use of the PowerPAD package does not require any special considerations except to note that the PowerPAD, which is an exposed die pad on the bottom of the device, is a metallic thermal and electrical conductor. It is recommended that the device PowerPAD be soldered to the thermal land on the board.

The transceiver is characterized for operation from –40°C to 85°C.

The transceiver uses a 2.5-V supply. The I/O section is 3.3-V compatible. With a 2.5-V supply the chipset is very power-efficient, dissipating less than 250 mW typical power when operating at 1.25 Gbps.

The transceiver is designed to be hot plug capable. A power-on reset causes RBC0, RBC1, the parallel output signal terminals, TXP, and TXN to be held in a high-impedance state.

产品特性

  • 0.6-Gbps to 1.3-Gbps Serializer/Deserializer
  • Low Power Consumption <250 mW (typ) at 1.25 Gbps
  • Fast Relock Times Less Than 256 ns (Typ) Suitable for EPON/GEPON Applications
  • LVPECL Compatible Differential I/O on High Speed Interface
  • Single Monolithic PLL Design
  • Support For 10-Bit Interface or Reduced Interface 5-Bit DDR (Double Data Rate) Clocking
  • Receiver Differential Input Thresholds 200 mV Minimum
  • IEEE 802.3 Gigabit Ethernet Compliant
  • ANSI X3.230-1994 (FC-PH) Fibre Channel Compliant
  • Advanced 0.25-µm CMOS Technology
  • No External Filter Capacitors Required
  • Comprehensive Suite of Built-In Testability
  • IEEE 1149.1 JTAG Support
  • 2.5-V Supply Voltage for Lowest Power Operation
  • 3.3-V Tolerant on LVTTL Inputs
  • Hot Plug Protection
  • 64-Pin VQFP With Thermally Enhanced Package (PowerPAD)
  • CPRI Data Rate Compatible (614 Mbps, 1.22 Gbps)
  • Industrial Temperature Range Supported: –40°C to 85°C

PowerPAD Is a trademark of Texas Instruments

下面可能是您感兴趣的TI公司1G-40G以太网/光纤通道收发器元器件
  • SN74LV1T08 - 具有 CMOS 逻辑电平转换器的单电源 2 输入正与门
  • LMR62014 - 采用 SOT-23 封装的 SIMPLE SWITCHER? 2.7V 至 14V、1.4A 升压稳压器
  • TLV809K33 - 3 引脚电源监控器
  • TL751M08-Q1 - 汽车类单路输出 LDO、750mA、固定电压 (8.0V)、使能端、60V 负载突降保护
  • DRV10975 - DRV10983、DRV10975 12V 到 24V 三相无传感器 BLDC 电机驱动器
  • SN74LV174A - 具有清零功能的六路 D 类触发器
  • CSD18532KCS - 60V N 通道 NexFET? 功率 MOSFET
  • TPS92010 - 用于 LED 照明的准谐振驱动器控制器
  • MSP430G2112 - MSP430G2x52、MSP430G2x12 混合信号微处理器
  • UCD8220-Q1 - 汽车类数字辅助推挽 PWM 控制器
  • 节约时间成本,提高采购效率,TI官网授权代理
    TI公司|TI德州仪器|德州仪器TI公司代理商|TI芯片代理商
    TI公司产品现货专家,订购TI公司产品不限最低起订量,TI产品大陆现货即时发货,香港库存3-5天发货,海外库存7-10天发货
    寻找全球TI代理商现货货源 - TI公司(德州仪器)电子元件在线订购