

- TCA9416DDFR - 集成电路(IC) > 逻辑 > 转换器,电平移位器
- TVS1801DRBR - 电路保护 > 浪涌抑制 IC
- LMX2531LQ1312E/NOPB - 集成电路(IC) > 时钟/定时 > 时钟发生器,PLL,频率合成器
- THS4021CDR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TPS60150DRVT - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- ADS4225IRGC25 - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- TLC2652AI-8DR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- MAX3238CDB - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TXG1042QDBQRQ1 - 集成电路(IC) > 逻辑 > 转换器,电平移位器
- TMCS1133A5AQDVGR - 传感器,变送器 > 电流传感器
- MC33078DR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN74S257DE4 - 逻辑 - 信号开关,多路复用器,解码器
- TPS3618-50DGKRG4 - 电源管理IC - 监控器
- LM8500HLQ9 - 集成电路(IC) > 数据采集 > 触摸屏控制器
- BQ25101YFPT - 集成电路(IC) > 电源管理(PMIC) > 电池充电器
- TLV2455IDR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TPS7A7200RGTR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- LM385BDRG4-1-2 - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- PT6343A - 板安装电源 > 直流转换器
- TLVH432BIDBZR - 集成电路(IC) > 电源管理(PMIC) > 电压基准



TLK2201AJR - 1.0 至 1.6Gbps 千兆以太网收发器
TLK2201AJR是TI德州仪器公司的一款1G-40G以太网/光纤通道收发器产品,TLK2201AJR是1.0 至 1.6Gbps 千兆以太网收发器,本站介绍了TLK2201AJR的封装应用图解、特点和优点、功能等,并给出了与TLK2201AJR相关的TI元器件型号供参考。
TLK2201AJR - 1.0 至 1.6Gbps 千兆以太网收发器 - 1G-40G以太网/光纤通道收发器 - 串行器、解串器 - 德州仪器
The TLK2201AJR is a member of the transceiver family of multigigabit transceivers, optimized for use with small form-factor optical transceivers that require footprints smaller than 14 mm. The TLK2201AJR gigabit ethernet transceiver is fully compliant with IEEE 802.3 requirements for serializer/deserializer functions at 1.25 Gbps. The TLK2201AJR supports a wide range of serial data rates from 1.0 Gbps to 1.6 Gbps.
The primary application of this device is to provide building blocks for point-to-point baseband data transmission over controlled impedance media of 50 . The transmission media can be printed-circuit board traces, copper cables, or fiber-optical media. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.
The TLK2201AJR performs the data serialization, deserialization, and clock extraction functions for a physical layer interface device. The transceiver operates at 1.25 Gbps (typical), providing up to 1.0 Gbps of data bandwidth over a copper or optical media interface.
The TLK2201AJR supports both the defined 10-bit interface (TBI) and a reduced 5-bit interface with double data rate (DDR) clocking. In the TBI mode the serializer/deserializer (serdes) accepts 10-bit wide 8-bit/10-bit (8b/10b) parallel encoded data bytes. The parallel data bytes are serialized and transmitted differentially at PECL compatible voltage levels. The serdes extracts clock information from the input serial stream and deserializes the data, outputting a parallel 10-bit data byte.
In the DDR mode the parallel interface accepts 5-bit wide 8-bit/10-bit encoded data aligned to both the rising and falling edge of the reference clock. The data is clocked most significant bit first (i.e., bits 0-4 of the 8-bit/10-bit encoded data) on the rising edge of the clock, and the least significant bits (i.e., bits 5-9 of the 8-bit/10-bit encoded data) are clocked on the falling edge of the clock.
The transceiver automatically locks onto incoming data without the need to prelock.
The TLK2201AJR provides a comprehensive series of built-in tests for self-test purposes including loopback and PRBS generation and verification. An IEEE 1149.1 JTAG port is also supported.
The TLK2201AJR is housed in a high-performance, thermally enhanced, 80-pin land grid array (LGA) MicroStarJr package. Use of the MicroStarJr™ package does not require any special considerations. All ac performance specifications in this data sheet are measured with the MicroStarJr™ soldered to the test board.
The TLK2201AJR is characterized for operation from 0°C to 70°C.
The TLK2201AJR uses a 2.5-V supply. The I/O section is 3.3-V compatible. With the 2.5-V supply the chipset is very power efficient dissipating less than 250 mW typical power when operating at 1.25 Gbps.
The TLK2201AJR is designed to be hot plug capable. A power-on reset holds RCB0 and RCB1 low. The parallel side output pins, TXP and TXN go to high-impedance during power up.
- 1.0-to 1.6-Gigabits Per Second (Gbps) Serializer/Deserializer
- Low Power Consumption < 250 mW at 1.25 Gbps
- PECL Compatible Differential I/O on High-Speed Interface
- Single Monolithic PLL Design
- Support for 10-Bit Interface (TBI) or Reduced Interface 5-Bit Double Data Rate (DDR) Clocking
- Receiver Differential Input Thresholds 200 mV Minimum
- IEEE 802.3 (Gigabit Ethernet) Compliant
- Advanced 0.25-µm CMOS Technology
- Interfaces to Backplane, Copper Cables, or Optical Modules
- No External Filter Capacitors Required
- Comprehensive Suite of Built-In Testability
- IEEE 1149.1 JTAG Support
- 2.5-V Supply for Lowest Power Operation
- 3.3-V Tolerant on TTL Inputs
- Hot Plug Protection
- ESD Protection 2-kV HBM
- 5 mm × 5 mm Footprint Remover Space Limitations With Small Form-Factor MicroStar Junior™ BGA Packaging
MicroStar Junior is a trademark of Texas Instruments.
- ADS8422 - 具有参考、伪双极和全差动输入的 16 位 4MSPS 并行 ADC
- TSC2008-Q1 - 具有 SPI 的汽车类毫微功率触摸屏控制器
- TPS3839G33 - 150nA 超低电流、超小型电压监控器
- SN74ALS667 - 具有三态输出的八路 D 类透明读回锁存器
- TMS320VC5502 - 定点数字信号处理器
- AMC6821 - 温度监控和风扇控制
- TPS53125 - Dual Synchronous Step-Down Controller for Low Voltage Power Rails
- TPS56921 - 具有 VID 控制的 4.5V 至 17V 输入、9A 同步降压 SWIFT? 转换器
- CD74AC253 - 具有三态输出的双路 4 输入多路复用器
- DAC1282 - DAC1282 产品数据表



