
- TRSF23243CDLR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TMS320F28378SPZPS - 集成电路(IC) > 嵌入式 > 微控制器
- TP3057WM - 集成电路(IC) > 接口 > 编解码器
- MSP430F67461IPEUR - 集成电路(IC) > 嵌入式 > 微控制器
- TPS2390EVM - 评估和演示板及套件
- MSC1214Y4PAGR - 集成电路(IC) > 数据采集 > ADC/DAC - 特殊用途
- TPS7A20225PDQNR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- LM393DGKRG4 - 集成电路(IC) > 线性 > 比较器
- SN74LVC2G80DCTR - 集成电路(IC) > 逻辑 > 触发器
- LM22679QTJ-5.0/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TLV70033QDDCRQ1 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- LM12CLK/NOPB - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LM704A0QRRXRQ1 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- UCC2813PWTR-0G4 - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- 5962-8755601RA - 集成电路(IC) > 逻辑 > 锁存器
- SN74ALS521NSR - 集成电路(IC) > 逻辑 > 比较器
- PCM1804DB - 集成电路(IC) > 数据采集 > ADC/DAC - 特殊用途
- TMUX6119DCNR - 集成电路(IC) > 接口 > 模拟开关,多路复用器,解复用器
- SN74LS670DRE4 - 逻辑 - 信号开关,多路复用器,解码器
- SN74LS74ADE4 - 集成电路(IC) > 逻辑 > 触发器



TLK3131 - 1 通道 600Mbps 至 3.75Gbps 多速率收发器
TLK3131是TI德州仪器公司的一款1G-40G以太网/光纤通道收发器产品,TLK3131是1 通道 600Mbps 至 3.75Gbps 多速率收发器,本站介绍了TLK3131的封装应用图解、特点和优点、功能等,并给出了与TLK3131相关的TI元器件型号供参考。
TLK3131 - 1 通道 600Mbps 至 3.75Gbps 多速率收发器 - 1G-40G以太网/光纤通道收发器 - 串行器、解串器 - 德州仪器
The TLK3131 is a flexible single channel configurable serial transceiver. It can be configured to be compliant with the 1000Base-X 1Gbps Ethernet Specification (Auto-Negotiation not supported). The TLK3131 provides high-speed bi-directional point-to-point data transmissions with up to 7.5 Gbps of raw data transmission capacity. The primary application of this device is in backplanes and front panel connections requiring 3.75Gbps connections over controlled impedance media of approximately 50. The transmission media can be printed circuit board (PCB) traces, copper cables or fiber-optical media. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling into the lines.
The TLK3131 performs the parallel-to-serial, serial-to-parallel conversion, and clock extraction functions for a physical layer interface. The TLK3131 also provides 1000Base-X (PCS) layer functionality described in Clause 36 of 802.3-2002. The serial transmitter is implemented using differential Current Mode Logic (CML) with integrated termination resistors.
Many common applications may be enabled by way of externally available control pins. Detailed control of the TLK3131 is available by way of accessing a register space of control bits available through a two-wire access port called the Management Data Input/Output (MDIO) interface.
The PCS (Physical Coding Sublayer) functions such as the CTC FIFO are designed to be compliant for an 1000Base-X PCS link. However, each of the PCS functions may be disabled or bypassed until the TLK3131 is operating at its most basic state, that of a simple single channel 10-bit SERDES suitable for a wide range of applications such as CPRI or OBSAI wireless infrastructure links.
The differential output swing for the TLK3131 is suitable for compliance with IEEE 802.3 Gigabit Ethernet links, which is also suitable for CPRI LV serial links. The TLK3131 provides for setting larger output signal swing suitable for CPRI HV links by setting an appropriate register bit available though MDIO.
- Single Channel 600Mbps to 3.75Gbps Multi-Rate Transceiver
- Supports 1X/2X Fibre Channel (FC), CPRI (x1/x2/x4), OBSAI (x1/x2/x4), and 1GbE (1000Base-X) Data Rates
- IEEE Compliant 1000Base-X PCS Support
- Supports SERDES Operation Modes in 8/10 Bit Data Modes (TBI and 8 Bit + Control)
- Serial Side Transmit De-Emphasis and Receive Adaptive Equalization to Allow Extended Backplane Reach
- Low Jitter LC Oscillator Jitter-Cleaner Allows use of Poor Quality REFCLK
- Full Datapath Loopback Capability (Serial/Parallel Side)
- Support PRBS 27-1 and 223 – 1 Gen/Verify. Support standard defined CRPAT, High and Low Frequency, and Mixed Freq Testing.
- GMII/RGMII: HSTL Class 1 I/O With On-Chip Termination: Programmable Input and 50 Output (1.5 and 1.8V Power Supply)
- GMII/RGMII: Source And Data Centered I/O Timing Modes
- Supports Jumbo Packet (9600 byte maximum) Operation.
- MDIO: IEEE 802.3 Clause 22 Compliant Management Data Input / Output Interface Modes (Either 1.2V or 2.5V MDIO I/O)
- 1.2V Core, 1.5V/1.8V HSTL I/O Supply, and 2.5V LVCMOS I/O Supply
- JTAG: IEEE 1149.1/1149.6 Test Interface
- ±200 ppm Clock Tolerance in 1000Base-X Receive Datapaths
- 90 nm Advanced CMOS Technology
- Package: PBGA, 13×13mm, 144 Ball, 1mm Pitch
- 700mW Maximum Power Dissipation at 1CH 3.75 Gbps (1.5V HSTL Mode, Input HSTL Termination Disabled)
- Asymmetric RX/TX Rates Supported
- Industrial Ambient Operating Temperature (–40°C to 85°C) at Full Rate
- UCC28C41-Q1 - 汽车类 BiCMOS 低功耗电流模式 PWM 控制器
- LM317L-N - 3 端子可调节稳压器
- LMR62421 - 采用 SOT-23 封装的 SIMPLE SWITCHER 24V 输出电压 2.1A 升压稳压器
- LM49352 - 具有接地参考耳机放大器、听筒驱动器和音频 DSP 的单声道 D 类音频编解码器子系统
- LM3478MA - High Efficiency Low-Side N-Channel Controller for Switching Regulators
- GD75232 - 多路 RS-232 驱动器和接收器
- 74ACT16373 - 具有三态输出的 16 位 D 类透明锁存器
- DP83843 - PHYTER
- SN54S64 - 4-2-3-2 输入与或反向门
- TPS79333 - 超低噪声、高 PSRR、快速射频、高电平启用的 200mA 低压降稳压器



