

- TPS65561RGTT - 集成电路(IC) > 电源管理(PMIC) > 电源管理 - 专用
- 74FCT2543ATSOCTG4 - 逻辑 - 缓冲器,驱动器,接收器,收发器
- LM1851M/NOPB - 集成电路(IC) > 电源管理(PMIC) > 电源管理 - 专用
- CAHCT373QWRKSRQ1 - 集成电路(IC) > 逻辑 > 锁存器
- TMUX7211PWR - 集成电路(IC) > 接口 > 模拟开关,多路复用器,解复用器
- REG710EVM-5 - 开发板,套件,编程器 > 评估板 > DC/DC 和 AC/DC(离线)SMPS 评估板
- SN65LVDS1DBVTG4 - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- DLP3021LEQ1EVM - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- 74ACT11074NE4 - 集成电路(IC) > 逻辑 > 触发器
- SN65LV1224DBR - 集成电路(IC) > 接口 > 串行器,解串器
- TPS2055P - 集成电路(IC) > 电源管理(PMIC) > 配电开关,负载驱动器
- SN74HC11DG4 - 集成电路(IC) > 逻辑 > 门和反相器
- SN74AHC14BQAR - 集成电路(IC) > 逻辑 > 门和反相器
- LM285DG4-1-2 - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- CD4724BPWRG4 - 逻辑 - 锁存器
- 66AK2E02ABDA4 - 集成电路(IC) > 嵌入式 > DSP(数字信号处理器)
- TUSB1046-DCIRNQT - 集成电路(IC) > 接口 > 信号缓冲器、中继器、分离器
- 3606BG - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LMG2610RRGR - 集成电路(IC) > 电源管理(PMIC) > 全半桥驱动器
- DAC6311IDCKRG4 - 集成电路(IC) > 数据采集 > 数模转换器(DAC)



TPS70758 - 具有加电顺序的双路输出低压降 (LDO) 稳压器
TPS70758是TI德州仪器公司的一款多通道LDO产品,TPS70758是具有加电顺序的双路输出低压降 (LDO) 稳压器,本站介绍了TPS70758的封装应用图解、特点和优点、功能等,并给出了与TPS70758相关的TI元器件型号供参考。
TPS70758 - 具有加电顺序的双路输出低压降 (LDO) 稳压器 - 多通道LDO - 线性稳压器(LDO) - 德州仪器
TPS707xx family devices are designed to provide a complete power management solution for the TMS320 DSP family, processor power, ASIC, FPGA, and digital applications where dual output voltage regulators are required. Easy programmability of the sequencing function makes the TPS707xx family ideal for any TMS320 DSP applications with power sequencing requirements. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit, manual reset inputs, and an enable function, provide a complete system solution.
The TPS707xx family of voltage regulators offer very low dropout voltage and dual outputs with power-up sequence control, which is designed primarily for DSP applications. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10µF low ESR capacitors.
These devices have fixed 3.3V/2.5V, 3.3V/1.8V, 3.3V/1.5V, 3.3V/1.2V, and adjustable/adjustable voltage options. Regulator 1 can support up to 250mA, and regulator 2 can support up to 125mA. Separate voltage inputs allow the designer to configure the source power.
Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 83mV on regulator 1) and is directly proportional to the output current. Additionally, because the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 230µA over the full range of output current). This LDO family also features a sleep mode; applying a high signal to EN (enable) shuts down both regulators, reducing the input current to 1µA at TJ = +25°C.
The device is enabled when the EN pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the VSENSE1 and VSENSE2 pins, respectively.
The input signal at the SEQ pin controls the power-up sequence of the two regulators. When the device is enabled and the SEQ terminal is pulled high or left open, VOUT2 turns on first and VOUT1 remains off until VOUT2 reaches approximately 83% of its regulated output voltage. At that time VOUT1 is turned on. If VOUT2 is pulled below 83% (for example, an overload condition), VOUT1 is turned off. Pulling the SEQ terminal low reverses the power-up order and VOUT1 is turned on first. The SEQ pin is connected to an internal pull-up current source.
For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).
The PG1 pin reports the voltage conditions at VOUT1, which can be used to implement an SVS for the circuitry supplied by regulator 1.
The TPS707xx features a RESET (SVS, POR, or Power-On Reset). RESET output initiates a reset in DSP systems and related digital applications in the event of an undervoltage condition. RESET indicates the status of VOUT2 and both manual reset pins (MR1 and MR2). When VOUT2 reaches 95% of its regulated voltage and MR1 and MR2 are in the logic high state, RESET goes to a high impedance state after a 120ms delay. RESET goes to the logic low state when the VOUT2 regulated output voltage is pulled below 95% (for example, an overload condition) of its regulated voltage. To monitor VOUT1, the PG1 output pin can be connected to MR1 or MR2.
The device has an undervoltage lockout (UVLO) circuit that prevents the internal regulators from turning on until VIN1 reaches 2.5V.
- Dual Output Voltages for Split-Supply Applications
- Selectable Power-Up Sequencing for DSP Applications (See Part Number TPS708xx for Independent Enable Outputs)
- Output Current Range of 250mA on Regulator 1 and 125mA on Regulator 2
- Fast Transient Response
- Voltage Options: 3.3V/2.5V, 3.3V/1.8V, 3.3V/1.5V, 3.3V/1.2V, and Dual Adjustable Outputs
- Open Drain Power-On Reset with 120ms Delay
- Open Drain Power Good for Regulator 1
- Ultralow 190µA (typ) Quiescent Current
- 1µA Input Current During Standby
- Low Noise: 65µVRMS Without Bypass Capacitor
- Quick Output Capacitor Discharge Feature
- Two Manual Reset Inputs
- 2% Accuracy Over Load and Temperature
- Undervoltage Lockout (UVLO) Feature
- 20-Pin PowerPAD TSSOP Package
- Thermal Shutdown Protection
PowerPAD, TMS320 are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.
- SN74AS574 - 具有三态输出的八路 D 类边沿触发器
- DCH010515D - 微型 2W 隔离式未稳压 DC/DC 转换器
- LMK01020 - 1.6 GHz High Performance Clock Buffer, Divider, and Distributor
- TMS320C28343 - Delfino 微处理器
- MSP430F5633 - MSP430F563x 混合信号微处理器
- TLC320AD545 - 具有混合运算放大器、扬声器驱动器的单通道编解码器
- TPS75633 - 单输出 LDO、5.0A、固定电压 (3.3V)、低静态电流、快速瞬态响应
- PCM1862 - 单端 2Vrms 模拟输入、24位 192 kHz 立体声 ADC
- DCH010515S - Miniature, 2W Isolated Unregulated DC/DC Converters
- TPS61013 - 具有固定 2.5V 输出的低输入电压同步升压转换器



