XIO3130 - x1 PCI Express 4 端口 4 线路数据包交换机

XIO3130是TI德州仪器公司的一款PCIe数据包交换机产品，XIO3130是x1 PCI Express 4 端口 4 线路数据包交换机，本站介绍了XIO3130的封装应用图解、特点和优点、功能等，并给出了与XIO3130相关的TI元器件型号供参考。

XIO3130 - x1 PCI Express 4 端口 4 线路数据包交换机 - PCIe数据包交换机 - PCIExpress - 德州仪器

产品描述

The Texas Instruments XIO3130 switch is a PCI Express ×1 3-port fanout switch. The XIO3130 provides a single ×1 upstream port supporting full 250-MB/s packet throughput in each direction simultaneously. Three independently configurable ×1 downstream ports are provided that also support full 250-MB/s packet throughput in each direction simultaneously.

A cut-through architecture is implemented to reduce the latency associated with packets moving through the PCI Express fabric. As soon as the address or routing information is decoded within the header of a packet entering an ingress port, the packet is directed to the egress port for forwarding. Packet poisoning using the EDB framing signal is supported in circumstances where packet errors are detected after the transmission of the egress packet begins.

The downstream ports may be configured to support PCI Hot Plug slot implementations. In this scenario, the system designer may decide to use the integrated PCI Hot Plug-compliant controller. This feature is available through the classic PCI configuration space under the PCI Express Capability Structure. When enabled, the downstream ports provide the PCI Hot Plug standard mechanism to apply and remove power to the slot or socket.

Power-management features include Active State Power Management, PME mechanisms, the Beacon/Wake protocol, and all conventional PCI D-states. When ASPM is enabled, each link automatically saves power when idle using the L0s and L1 states. PME messages are supported along with the PME_Turn_Off/PME_TO_Ack protocol.

When enabled, the upstream port supports Beacon transmission as well as the WAKE side band signal to wake the system as the result of a PCI Hot Plug event. Furthermore, the downstream ports may be configured to detect Beacon from downstream devices and forward this upstream. The switch also supports the translation and forwarding of WAKE from a downstream device into Beacon on the upstream port for cabled implementations.

产品特性

PCI Express Base Specification, Revision 1.1
PCI Express Card Electromechanical Specification, Revision 1.1
PCI-to-PCI Bridge Architecture Specification, Revision 1.1
PCI Bus Power Management Interface Specification, Revision 1.2
PCI Express Fanout Switch With One ×1 Upstream Port and Three ×1 Downstream Ports
Packet Transmission Starts While Reception Still in Progress (Cut-Through)
256-Byte Maximum Data Payload Size
Peer-to-Peer Support
Wake Event and Beacon Support
Support for D1, D2, D3hot, and D3cold
Active State Power Management (ASPM) Using Both L0s and L1
Low-Power PCI Express Transmitter Mode
Integrated AUX Power Switch Drains VAUX Power Only When Main Power Is Off
Integrated PCI Hot Plug Support
Integrated REFCLK Buffers for Switch Downstream Ports
3.3-V Multifunction I/O Pins for PCI Hot Plug Status and Control or General Purpose I/Os
Optional Serial EEPROM for System-Specific Configuration Register Initialization

PCI Express, PCI Hot Plug are trademarks of others.

下面可能是您感兴趣的TI德州仪器公司PCIe数据包交换机元器件

TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货

寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购