The ’AC138 decoders/demultiplexers are designed for high-performance memory-decoding and data-routing applications that require very short propagation-delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications (see Application Information).

• AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage
• Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
• Designed Specifically for High-Speed Memory Decoders and Data-Transmission Systems
• Incorporate Three Enable Inputs to Simplify Cascading and/or Data Reception
• Balanced Propagation Delays
• ±24-mA Output Drive Current
  • Fanout to 15 F Devices
• SCR-Latchup-Resistant CMOS Process and Circuit Design
• Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

• TPS22908 - 超小型、低输入电压、低 RON 负载开关
• MM5453 - 液晶显示驱动器（LCD 驱动器）
• ISO5451 - ISO5451 高 CMTI 2.5A/5A 隔离式 IGBT、MOSFET 栅极驱动器，具有有源安全
• DS125DF111 - DS125DF111 低功耗多速率双通道重定时器
• LP38851 - 具有启用和软启动的 800 mA 快速响应高分辨率可调节 LDO 线性稳压器
• BQ25896 - bq25896/7 具有 NVDC 电源路径管理的 I2C 控制 5A 单节 USB/适配器充电器
• SN54F373 - 具有三态输出的八路透明 D 类锁存器
• CY54FCT377T - 具有使能端的八路 D 类触发器
• SN54S157 - 四路 2 线路至 1 线路数据选择器/多路复用器
• SN65HVD11 - 3.3V 差动收发器