The ’ACT163 devices are 4-bit binary counters. These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change, coincident with each other, when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

The counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function is synchronous. A low level at the clear (CLR)\ input sets all four of the flip-flop outputs low after the next low-to-high transition of CLK, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to CLR\ to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. ENP, ENT, and a ripple-carry output (RCO) are instrumental in accomplishing this function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15 with QA high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These devices feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD\) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

• Inputs Are TTL-Voltage Compatible
• Internal Look-Ahead for Fast Counting
• Carry Output for n-Bit Cascading
• Synchronous Counting
• Synchronously Programmable

• TLV5535 - 8 位单通道低功耗 35MSPS ADC
• PTN78000A - 1.5 A、宽输入、非隔离、宽负输出调节模块
• TPS92630-Q1 - 具有模拟和 PWM 明暗调节的 3 通道线性 LED 驱动器
• TPS75718 - 单输出 LDO、3.0A、固定电压 (1.8V)、快速瞬态响应、低静态电流
• LM3676 - 具有模式控制的 2MHz、600mA 降压 DC-DC 控制器
• SN74S09 - 具有集电极开路输出的双路 2 输入正与门
• BQ34Z950 - 符合 SBS 1.1 标准的具有附加 DQ 接口的电量监测计
• ISO7341-Q1 - 可靠的 EMC 低功耗四通道数字隔离器
• SN75160B - 八路通用接口总线收发器
• TPS75833 - 单输出 LDO、3.0A、固定电压 (3.3V)、快速瞬态响应、反向电流保护