This positive-edge-triggered D-type flip-flop has a direct clear (CLR)\ input. The CD74AC175 features complementary outputs from each flip-flop.

Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

• AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage
• Buffered Inputs
• Contains Four Flip-Flops With Double-Rail Outputs
• Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
• Balanced Propagation Delays
• ±24-mA Output Drive Current
  • Fanout to 15 F Devices
• SCR-Latchup-Resistant CMOS Process and Circuit Design
• Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015
• Applications Include:
  • Buffer/Storage Registers
  • Shift Registers
  • Pattern Generators

• SN65LBC176A-EP - 增强型产品差动总线收发器
• UC2854A - 增强型高功率因子前置稳压器
• MSP430F6734A - MSP430F673xA、MSP430F672xA 混合信号微控制器
• TPS77428 - 快速瞬态响应 250mA LDO 稳压器，具有电源状态良好指示、MSOP-8 封装
• REF2030 - 双输出 Vref 和 Vref/2 电压参考
• SN74LVC1G08-Q1 - 汽车类单路 2 输入正与门
• UC1825 - 高速 PWM 控制器
• TL16C2752 - 具有 64 字节 FIFO 的双路 UART
• 74ACT11286 - 具有总线驱动器奇偶校验 I/O 端口的 9 位奇偶校验发生器/校验器
• SN54LS379 - 具有使能端的四路 D 类触发器