

- EM430F6147RF900 - 开发板,套件,编程器 > 评估板 > 射频评估和开发套件,板
- LMX2316SLBX/NOPB - 集成电路(IC) > 时钟/定时 > 时钟发生器,PLL,频率合成器
- TPA0233DGQR - 集成电路(IC) > 线性 > 放大器 > 音频放大器
- UCC21750DWR - 隔离器 > 隔离器 - 栅极驱动器
- LM27313XMF/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TP11368V/NOPB - 集成电路(IC) > 接口 > 电信
- LM4809LD/NOPB - 集成电路(IC) > 线性 > 放大器 > 音频放大器
- LM2936MX-3.3 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- LM98714CCMTX - 集成电路(IC) > 数据采集 > 模拟前端(AFE)
- TRS3238CPW - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- DS90UB935TRHBTQ1 - 集成电路(IC) > 接口 > 串行器,解串器
- TPL7407LADR - 集成电路(IC) > 电源管理(PMIC) > 配电开关,负载驱动器
- LP8345IDTX-2.5/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- THS4150IDGK - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LM2673SX-12/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TPS79718MDCKREP - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- SN74CB3T3384PW - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- LP3972SQX-5810/NOPB - 集成电路(IC) > 电源管理(PMIC) > 电源管理 - 专用
- TUSB8044AEVM - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- LM73C1QDDCRQ1 - 传感器,变送器 > 温度传感器 > 模拟和数字输出



CDC2516 - 具有三态输出的 3.3V 锁相环时钟驱动器
CDC2516是TI德州仪器公司的一款无产品,CDC2516是具有三态输出的 3.3V 锁相环时钟驱动器,本站介绍了CDC2516的封装应用图解、特点和优点、功能等,并给出了与CDC2516相关的TI元器件型号供参考。
CDC2516 - 具有三态输出的 3.3V 锁相环时钟驱动器 - 无 - 零延迟缓冲器 - 德州仪器
The CDC2516 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2516 operates at 3.3-V VCC and provides integrated series-damping resistors that make it ideal for driving point-to-point loads.
Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC2516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC2516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping AVCC to ground.
The CDC2516 is characterized for operation from 0°C to 70°C.
- Use CDCVF2510A as a Replacement for this Device
- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to Four Banks of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- On-Chip Series-Damping Resistors
- No External RC Network Required Operates at 3.3-V VCC
- Packaged in Plastic 48-Pin Thin Shrink Small-Outline Package
- UC2825A-EP - 增强型产品高速 Pwm 控制器
- MSP430FR5972 - MSP430FR597x(1)、MSP430FR5 87x(1) 混合信号微控制器
- CD54AC138 - 3 线路至 8 线路反向解码器/多路解复用器
- TPS61220 - 具有 5.5μA 静态电流的低输入电压、0.7V 升压转换器
- CD74HC4053 - 高速 CMOS 三路 2 通道模拟多路复用器/多路解复用器
- SN74AUC32 - 四路 2 输入正或门
- SN75ALS175 - 四路差动线路接收器
- SN74AUC1GU04 - 单路反向器闸
- SN54HC00-SP - 四路 2 输入正与非门
- CD74HCT02 - 高速 CMOS 逻辑四路 2 输入或非门



