

- TPS73633DBVRG4 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- SN74S00NSRG4 - 逻辑 - 栅极和逆变器
- LT1004CPWR-2-5 - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- LM63635CAQDRRRQ1 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TPS75915KC - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- SN74CBT6800APWRG4 - 逻辑 - 信号开关,多路复用器,解码器
- CD74HCT00M - 集成电路(IC) > 逻辑 > 门和反相器
- CD4572UBM96E4 - 集成电路(IC) > 逻辑 > 门和反相器 - 多功能,可配置
- TLV2781CDBVR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LM340MP-5.0 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- CD74HC4002NSR - 集成电路(IC) > 逻辑 > 门和反相器
- SN74ABT534APWR - 集成电路(IC) > 逻辑 > 触发器
- LM3S9U90-IQC80-A1 - 嵌入式 - 微控制器
- LM5100CMY/NOPB - 集成电路(IC) > 电源管理(PMIC) > 栅极驱动器
- UCC28502DWG4 - 集成电路(IC) > 电源管理(PMIC) > PFC(功率因数校正)
- THS7800A1GEJ - 未分类 > 未分类
- UCC38500EVM - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- SN65LVDT2YDBVR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- SN74AUP1G04DRLR - 集成电路(IC) > 逻辑 > 门和反相器
- SM74101SDX/NOPB - 集成电路(IC) > 电源管理(PMIC) > 栅极驱动器



CDC2516 - 具有三态输出的 3.3V 锁相环时钟驱动器
CDC2516是TI德州仪器公司的一款无产品,CDC2516是具有三态输出的 3.3V 锁相环时钟驱动器,本站介绍了CDC2516的封装应用图解、特点和优点、功能等,并给出了与CDC2516相关的TI元器件型号供参考。
CDC2516 - 具有三态输出的 3.3V 锁相环时钟驱动器 - 无 - 零延迟缓冲器 - 德州仪器
The CDC2516 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2516 operates at 3.3-V VCC and provides integrated series-damping resistors that make it ideal for driving point-to-point loads.
Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC2516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC2516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping AVCC to ground.
The CDC2516 is characterized for operation from 0°C to 70°C.
- Use CDCVF2510A as a Replacement for this Device
- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to Four Banks of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- On-Chip Series-Damping Resistors
- No External RC Network Required Operates at 3.3-V VCC
- Packaged in Plastic 48-Pin Thin Shrink Small-Outline Package
- SN54HC688 - 8 位等值比较器
- TXS0206A - TXS0206A MMC、SD 卡和 Memory Stick(TM) 电压转换收发器
- CD74HC74 - 具有设置和复位功能的高速 CMOS 逻辑双路上升沿 D 类触发器
- TPS7A6950-Q1 - 汽车类、高压、超低静态电流、低压降稳压器
- UCC38503 - BiCMOS PFC/PWM 组合控制器
- UCC27526 - 双路 5A 高速低侧电源 MOSFET 驱动器
- CC2564MODN - 蓝牙双模式 HCI 模块
- SN65LVDS390 - 四路 LVDS 接收器
- SN54LVT8980A - 具有 8 位发生器的嵌入式测试总线控制器 IEEE STD 1149.1 (JTAG) TAP 主控方
- TPA3125D2 - 10W 立体声 D 类音频功率放大器 (TPA3125)



