

- SN74LV573ATNSG4 - 逻辑 - 锁存器
- SN74CBT3306CDR - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- DS15MB200TSQ/NOPB - 集成电路(IC) > 接口 > 信号缓冲器、中继器、分离器
- CDCVF2505PWR - 集成电路(IC) > 时钟/定时 > 时钟发生器,PLL,频率合成器
- SN74LVC2G00DCUT - 集成电路(IC) > 逻辑 > 门和反相器
- OPA445APG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- PTLK2226GEA - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- LP3964EMPX-2.5/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- CD74FCT373E - 集成电路(IC) > 逻辑 > 锁存器
- TDA2HGBRQABCRQ1 - 集成电路(IC) > 专用 IC
- SN74AHC540RKSR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- LP3855EMPX-3.3/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- DAC7573EVM - 开发板,套件,编程器 > 评估板 > 数模转换器(DAC)评估板
- BQ25050DQCR - 集成电路(IC) > 电源管理(PMIC) > 电池充电器
- VCA2612Y/250 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TPS76428DBVR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- ISOM8111DFGR - 隔离器 > 光隔离器 > 晶体管,光电输出光隔离器
- LP5907MFX-2.9/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- OPA4343UA - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LM1084IT-3.3/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性



CDC516 - 具有三态输出的 3.3V 锁相环时钟驱动器
CDC516是TI德州仪器公司的一款无产品,CDC516是具有三态输出的 3.3V 锁相环时钟驱动器,本站介绍了CDC516的封装应用图解、特点和优点、功能等,并给出了与CDC516相关的TI元器件型号供参考。
CDC516 - 具有三态输出的 3.3V 锁相环时钟驱动器 - 无 - 零延迟缓冲器 - 德州仪器
The CDC516 is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC516 operates at 3.3-V VCC and is designed to drive up to five clock loads per output.
Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping AVCC to ground.
The CDC516 is characterized for operation from 0°C to 70°C.
- Use CDCVF2510A as a Replacement for this Device
- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to Four Banks of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- No External RC Network Required
- Operates at 3.3-V VCC
- Packaged in Plastic 48-Pin Thin Shrink Small-Outline Package
- TPS51285B - 具有 5V 和 3.3V LDO 的超低静态 (ULQT)、双路同步降压控制器
- SN74AUC2G32 - 双路 2 输入正或门
- TLC2578 - 串行输出、低功耗,具有内置转换时钟 8x FIFO、8 通道
- TM4C129DNCPDT - Tiva C 系列微控制器
- ADS4242 - 14 位 65MSPS 双路低功耗 ADC
- DAC108S085 - 具有轨至轨输出的 10 位微功耗八路数模转换器
- 74ACT11139 - 双路 2 线路至 4 线路解码器/多路解复用器
- BQ24195 - bq24195,bq24195L
- CD74HC132 - 高速 CMOS 逻辑四路 2 输入施密特触发与非门
- TPS3809K33-EP - TPS3809L30-EP, TPS3809K33-EP, TPS3809I50-EP



