

- THS4631DDA - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LM833DGKR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LMH6515SQX/NOPB - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LM4040C10ILP - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- SN74AHC138DGVR - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- TPS610995DRVR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TXV0106-EVM - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- SN74AUC1G00YZAR - 集成电路(IC) > 逻辑 > 门和反相器
- CD4522BPWRE4 - 逻辑 - 计数器,除法器
- MSP-TS430DA38 - 开发板,套件,编程器 > 可编程适配器,插座
- LM9830VJD/NOPB - 集成电路(IC) > 专用 IC
- LM4040AIZ-5.0/NOPB - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- 74ACT11373NTG4 - 集成电路(IC) > 逻辑 > 锁存器
- ADS8370IBRHPT - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- DEM-DAI1742 - 评估板 - 数模转换器(DAC)
- SN74ABT16240ADLRG4 - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- TPS7101QP - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- VCA2613Y/250 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LM3S1439-IBZ50-A2 - 集成电路(IC) > 嵌入式 > 微控制器
- LMV771MG/NOPB - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器



CDC516 - 具有三态输出的 3.3V 锁相环时钟驱动器
CDC516是TI德州仪器公司的一款无产品,CDC516是具有三态输出的 3.3V 锁相环时钟驱动器,本站介绍了CDC516的封装应用图解、特点和优点、功能等,并给出了与CDC516相关的TI元器件型号供参考。
CDC516 - 具有三态输出的 3.3V 锁相环时钟驱动器 - 无 - 零延迟缓冲器 - 德州仪器
The CDC516 is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC516 operates at 3.3-V VCC and is designed to drive up to five clock loads per output.
Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping AVCC to ground.
The CDC516 is characterized for operation from 0°C to 70°C.
- Use CDCVF2510A as a Replacement for this Device
- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to Four Banks of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- No External RC Network Required
- Operates at 3.3-V VCC
- Packaged in Plastic 48-Pin Thin Shrink Small-Outline Package
- LMZ21701 - 具有 17V 最大输入电压的 LMZ21701 1A SIMPLE SWITCHER? 纳米模块
- TPA2080D1 - 2.2W 恒定输出功率 D 类音频放大器,具有 G 类降压转换器
- SN54F374 - 具有三态输出的八路边沿 D 类触发器
- ISO7241A-EP - 增强型产品四通道 3/1 1Mbps 数字隔离器
- TLV320DAC3120 - 具有 miniDSP 和 2.5W 单声道 D 类扬声器放大器的低功耗音频 DAC
- CD74HC4017-Q1 - 汽车类具有 10 个解码输出的十进制计数器/除法器
- CY74FCT2573T - 具有三态输出和串联阻尼电阻的八路 D 类透明锁存器
- LP38869 - 具有 1% 精度的 1A FlexCap 低压差线性稳压器
- LM2771 - 低纹波 250mA 开关电容器降压 DC/DC 转换器
- DS90UB904Q-Q1 - 具有双向控制通道的 10 - 43MHz 18 位色彩 FPD 链接 III 解串器



