

- DEM-DAI3002 - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- LP2995MX/J5000192 - 集成电路(IC) > 电源管理(PMIC) > 特殊用途稳压器
- VSP2272MG4 - 线性 - 视频处理
- LM2452TB/NOPB - 集成电路(IC) > 线性 > 放大器 > 视频放大器和模块
- LP3905SD-30/NOPB - 电源管理IC - 电源管理 - 专用型
- SN74AHC157NS - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- LMV931QDBVRQ1 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- 100114DC - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- SN74LVC1G126DRYR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- MAX213CDBR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TLK1201ARCP - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TPS7B4255DBVR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- TLC59212IPWR - 集成电路(IC) > 逻辑 > 触发器
- ADS8661IPW - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- INA2143UA/2K5 - 集成电路(IC) > 线性 > 放大器 > 特殊用途放大器
- LM2663MX - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TPS3307-33DG4 - 集成电路(IC) > 电源管理(PMIC) > 监控器
- ADC12DL066EVAL - 评估板 - 模数转换器(ADC)
- SN74LVCC3245APWR - 集成电路(IC) > 逻辑 > 转换器,电平移位器
- LM5125AEVM-BST - 开发板,套件,编程器 > 评估板 > DC/DC 和 AC/DC(离线)SMPS 评估板



CDC516 - 具有三态输出的 3.3V 锁相环时钟驱动器
CDC516是TI德州仪器公司的一款无产品,CDC516是具有三态输出的 3.3V 锁相环时钟驱动器,本站介绍了CDC516的封装应用图解、特点和优点、功能等,并给出了与CDC516相关的TI元器件型号供参考。
CDC516 - 具有三态输出的 3.3V 锁相环时钟驱动器 - 无 - 零延迟缓冲器 - 德州仪器
The CDC516 is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC516 operates at 3.3-V VCC and is designed to drive up to five clock loads per output.
Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping AVCC to ground.
The CDC516 is characterized for operation from 0°C to 70°C.
- Use CDCVF2510A as a Replacement for this Device
- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to Four Banks of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- No External RC Network Required
- Operates at 3.3-V VCC
- Packaged in Plastic 48-Pin Thin Shrink Small-Outline Package
- LM74670-Q1 - 具有 70uA 栅极驱动电流的零 Iq 反极性保护智能二极管控制器
- CD54HC02 - 高速 CMOS 逻辑四路 2 输入或非门
- TPS7A6133-Q1 - 具有超低静态电流和使能输入的汽车类 300mA 40V 低压降稳压器
- TLC59116F - 16 位 FM+ I2C 总线 LED 驱动器
- TS3USB221A-Q1 - TS3USB221A-Q1 High-Speed USB 2.0 (480-Mpbs) 1:2 Multiplexer/Demultiplexer Switch
- TPS62745 - 针对低功率无线应用的双节超低 Iq 降压转换器
- ADC0802-N - 兼容 8 位 μP 的 A/D 转换器
- ADC122S051Q-Q1 - ADC122S051 双通道 200ksps 至 500 ksps 12 位 A/D 转换器
- TPS61158 - 具有集成电源二极管的 30V WLED 驱动器
- SN74LV1T04 - 具有 CMOS 逻辑电平转换器的单电源反向器闸



