

- LP590730QDQNRQ1 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- SN74AHCT158DBRE4 - 逻辑 - 信号开关,多路复用器,解码器
- OPA4191IPWR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TL5580IP - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SD3GDAEVK - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- LMP8602QMM/NOPB - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SNJ54156W - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- SN65MLVD082DGGG4 - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- LM3153MHE-3.3/NOPB - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- INA200AIDGKRG4 - 集成电路(IC) > 电源管理(PMIC) > 电流调节/管理
- MSP430F5500IRGZT - 集成电路(IC) > 嵌入式 > 微控制器
- LMH6644 MDC - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- PCM4204PAPTG4 - 集成电路(IC) > 数据采集 > ADC/DAC - 特殊用途
- TPS92541QPHPRQ1 - 集成电路(IC) > 电源管理(PMIC) > LED 驱动器
- LP3878MR-ADJ/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- SN65LVDT33DG4 - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- LP2982AIM5-3.8/NOPB - 电源管理IC - 稳压器 - 线性
- SN74LVT16543DLR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- ONET2511PARGTT - 线性器件 - 放大器 - 仪器、运算放大器、缓冲放大器
- OPA2694IDR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器



CDCE72010 - 10 路输出低抖动时钟同步器和抖动消除器
CDCE72010是TI德州仪器公司的一款单回路PLL产品,CDCE72010是10 路输出低抖动时钟同步器和抖动消除器,本站介绍了CDCE72010的封装应用图解、特点和优点、功能等,并给出了与CDCE72010相关的TI元器件型号供参考。
CDCE72010 - 10 路输出低抖动时钟同步器和抖动消除器 - 单回路PLL - 时钟抖动消除器 - 德州仪器
The CDCE72010 is a high-performance, low phase noise, and low skew clock synchronizer that synchronizes a VCXO (Voltage Controlled Crystal Oscillator) or VCO (Voltage Controlled Oscillator) frequency to one of two reference clocks. The clock path is fully programmable providing the user with a high degree of flexibility. The following relationship applies to the dividers:
Frequency (VCXO_IN or AUX_IN) / Frequency (PRI_REF or SEC_REF) = (P*N)/(R*M)
The VC(X)O_IN clock operates up to 1.5GHz through the selection of external VC(X)O and loop filter components. The PLL loop bandwidth and damping factor can be adjusted to meet different system requirements.
The CDCE72010 can lock to one of two reference clock inputs (PRI_REF and SEC_REF) and supports frequency hold-over mode for fail-safe and system redundancy. The outputs of the CDCE72010 are user definable and can be any combination of up to 10 LVPECL/LVDS outputs or up to 20 LVCMOS outputs. The built-in synchronization latches ensure that all outputs are synchronized for very low output skew.
All device settings, including output signaling, divider value selection, input selection, and many more, are programmable with the SPI (4-wire Serial Peripheral Interface). The SPI allows individual control of the device settings.
The device operates in a 3.3V environment and is characterized for operation from –40°C to +85°C.
The CDCE72010 is available in a 64-pin lead-free “green” plastic quad flatpack package with enhanced bottom thermal pad for heat dissipation. The Texas Instruments package designator is RGC (S-PQFP-N64).
- High Performance LVPECL, LVDS, LVCMOS PLL Clock Synchronizer
- Two Reference Clock Inputs (Primary and Secondary Clock) for Redundancy Support with Manual or Automatic Selection
- Accepts Two Differential Input (LVPECL or LVDS) References up to 500MHz (or Two LVCMOS Inputs up to 250MHz) as PLL Reference
- VCXO_IN Clock is Synchronized to One of Two Reference Clocks
- VCXO_IN Frequencies up to 1.5GHz (LVPECL) 800MHz for LVDS and 250MHz for LVCMOS Level Signaling
- Outputs Can be a Combination of LVPECL, LVDS, and LVCMOS (Up to 10 Differential LVPECL or LVDS Outputs or up to 20 LVCMOS Outputs), Output 9 can be Converted to an Auxiliary Input as a 2nd VC(X)O.
- Output Divider is Selectable to Divide by 1, 2, 3, 4, 5, 6, 8, 10, 12, 16, 18, 20, 24, 28, 30, 32, 36, 40, 42, 48, 50, 56, 60, 64, 70, or 80 On Each Output Individually up to Eight Dividers. (Except for Output 0 and 9, Output 0 Follows Output 1 Divider and Output 9 Follows Output 8 Divider)
- SPI Controllable Device Setting
- Individual Output Enable Control via SPI Interface
- Integrated On-Chip Non-Volatile Memory (EEPROM) to Store Settings without the Need to Apply High Voltage to the Device
- Optional Configuration Pins to Select Between Two Default Settings Stored in EEPROM
- Efficient Jitter Cleaning from Low PLL Loop Bandwidth
- Very Low Phase Noise PLL Core
- Programmable Phase Offset (Input Reference to Outputs)
- Wide Charge-Pump Current Range From 200µA to 3mA
- Presets Charge-Pump to VCC_CP/2 for Fast Center-Frequency Setting of VC(X)O, Controlled Via the SPI Bus
- SERDES Startup Mode (Depending on VCXO Range)
- Auxiliary Input: Output 9 can Serve as 2nd VCXO Input to Drive All Outputs or to Serve as PLL Feedback Signal
- RESET or HOLD Input Pin to Serve as Reset or Hold Functions
- REFERENCE SELECT for Manual Select Between Primary and Secondary Reference Clocks
- POWER DOWN (PD) to Put Device in Standby Mode
- Analog and Digital PLL Lock Indicator
- Internally Generated VBB Bias Voltages for Single-Ended Input Signals
- Frequency Hold-Over Mode Activated by HOLD Pin or SPI Bus to Improve Fail-Safe Operation
- Input to All Outputs Skew Control
- Individual Skew Control for Each Output with Each Output Divider
- Packaged in a QFN-64 Package
- ESD Protection Exceeds 2kV HBM
- Industrial Temperature Range of –40°C to 85°
- DDC232 - DDC232:32 通道电流输入模数转换器
- SN74LVC2G53 - 单极、双闸 (SPDT) 模拟开关或 2:1 模拟多路复用器/多路解复用器
- SN74LV32A-Q1 - 汽车类四路 2 输入正或门
- TPS54550 - 具有低侧栅极驱动器的 4.5V 至 20V 输入、5A 同步降压 SWIFT? 转换器
- SN74ALS563B - 具有三态输出的八路 D 类透明锁存器
- MSP430F67651A - MSP430F677x1A、MSP430F677x 1A、MSP430F677x1A 混合信号微控制器
- LP2981A-33 - 具有关断状态的 100mA 超低压降稳压器,0.75% 容差]]
- LP38511 - 具有错误标志的 800 mA 快速瞬态响应 低压降线性电压稳压器
- SN75LVDS86A - FlatLink(TM) 接收器
- LM136-2.5-N - 电压基准二极管



