


- SN65LBC180ADG4 - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- SN74HCT32PWRG4 - 集成电路(IC) > 逻辑 > 门和反相器
- SN74LVTH18512DGGR - 集成电路(IC) > 逻辑 > 通用总线功能
- CD4076BE - 集成电路(IC) > 逻辑 > 触发器
- SN74LVC1G126YEPR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- DCPA10512DEVM-868 - 开发板,套件,编程器 > 评估板 > DC/DC 和 AC/DC(离线)SMPS 评估板
- MSP430F6726IPN - 集成电路(IC) > 嵌入式 > 微控制器
- ADC12EU050EB/NOPB - 开发板,套件,编程器 > 评估板 > 模数转换器(ADC)评估板
- TPS62421DRCT - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- SN65LVDS386DGGR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TPS70625DBVT - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- MSP430F5172IDA - 集成电路(IC) > 嵌入式 > 微控制器
- DCP010515DBP-UE4 - 板安装电源 > 直流转换器
- ISO7760FQDBQRQ1 - 隔离器 > 数字隔离器
- LM4040C50IDCKR - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- LM22673QMRX-ADJ/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- THVD2412VDR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- LM3102QMHX/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TIOL112DRCR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- JM54AC32BCA-RH - 集成电路(IC) > 逻辑 > 门和反相器



CDCLVP111 - 具有可选输入的 1:10 LVPECL 缓冲器
CDCLVP111是TI德州仪器公司的一款差动产品,CDCLVP111是具有可选输入的 1:10 LVPECL 缓冲器,本站介绍了CDCLVP111的封装应用图解、特点和优点、功能等,并给出了与CDCLVP111相关的TI元器件型号供参考。
CDCLVP111 - 具有可选输入的 1:10 LVPECL 缓冲器 - 差动 - 时钟缓冲器 - 德州仪器
- Distributes One Differential Clock Input Pair LVPECL to 10 Differential LVPECL
- Fully Compatible With LVECL and LVPECL
- Supports a Wide Supply Voltage Range from 2.375 V to 3.8 V
- Selectable Clock Input Through CLK_SEL
- Low-Output Skew (Typical 15 ps) for Clock-Distribution Applications
- Additive Jitter Less Than 1 ps
- Propagation Delay Less Than 350 ps
- Open Input Default State
- LVDS, CML, SSTL Input Compatible
- VBB Reference Voltage Output for Single-Ended Clocking
- Available in a 32-Pin LQFP and QFN Package
- Frequency Range From DC to 3.5 GHz
- Pin-to-Pin Compatible With MC100 Series EP111, ES6111, LVEP111, PTN1111
- Designed for Driving 50-Ω Transmission Lines
- High Performance Clock Distribution
The CDCLVP111 clock driver distributes one differential clock pair of LVPECL input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP111 can accept two clock sources into an input multiplexer. The CDCLVP111 is specifically designed for driving 50-Ω transmission lines. When an output pin is not used, leaving it open is recommended to reduce power consumption. If only one of the output pins from a differential pair is used, the other output pin must be identically terminated to 50 Ω.
The VBB reference voltage output is used if single-ended input operation is required. In this case, the VBB pin should be connected to CLK0 and bypassed to GND through a 10-nF capacitor.
However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended.
The CDCLVP111 device is characterized for operation from –40°C to 85°C.
| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|---|---|---|
| CDCLVP111 | VQFN (32) | 5.00 mm × 5.00 mm |
| LQFP (32) | 7.00 mm × 7.00 mm |
- DS100BR210 - 具有输入均衡和输出去加重功能的低功耗 10.3 Gbps 2 通道中继器
- TPS7A3501 - Low Noise, High PSRR 1A Active Filter
- ADS8372 - 具有 Ref 引脚和伪双极全差动输入的 16 位 600KSPS 串行 ADC
- TPS61046 - 采用 WCSP 封装的 28V 输出电压升压转换器
- TPS657051 - 3 通道电源管理 IC (PMIC)
- TPS2556-Q1 - 精密可调节限流开关
- LM2642 - 4.5-30V,两相仿真电流模式同步降压控制器
- ISO7231M - 三通道 2/1 150Mbps 数字隔离器
- SN54ALS08 - 四路 2 输入正与门
- MSP430F67481 - MSP430F677x1、MSP430F676x1 、MSP430F674x1 混合信号微处理器



