TI公司，TI官网，TI代理商
TI(德州仪器)|TI产品型号搜索：
专营TI（德州仪器）元器件，强大的现货交付能力，解决您的采购难题
全流程提供TI（德州仪器）现货供应链服务
当前位置：TI代理 > > TI芯片 >> CDCVF2505
CDCVF2505技术文档下载：
CDCVF2505技术文档产品手册下载
CDCVF2505 - 产品图解：
CDCVF2505-具有扩频兼容性和断电模式的 PLL 时钟驱动器，用于 SDRAM 以及通用应用领域
TI芯片：
承诺原装正品
专营TI德州仪器，真正优化您的供应链
TI产品 - CDCVF2505介绍

CDCVF2505 - 具有扩频兼容性和断电模式的 PLL 时钟驱动器，用于 SDRAM 以及通用应用领域

CDCVF2505是TI德州仪器公司的一款SDR产品，CDCVF2505是具有扩频兼容性和断电模式的 PLL 时钟驱动器，用于 SDRAM 以及通用应用领域，本站介绍了CDCVF2505的封装应用图解、特点和优点、功能等，并给出了与CDCVF2505相关的TI元器件型号供参考。

CDCVF2505 - 具有扩频兼容性和断电模式的 PLL 时钟驱动器，用于 SDRAM 以及通用应用领域 - SDR - 存储器接口时钟和寄存器 - 德州仪器

产品描述

The CDCVF2505 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the output clocks (1Y[0–3] and CLKOUT) to the input clock signal (CLKIN). The CDCVF2505 operates at 3.3 V. It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs provides low-skew, low-jitter copies of CLKIN. Output duty cycles are adjusted to 50 percent, independent of duty cycle at CLKIN. The device automatically goes in power-down mode when no input signal is applied to CLKIN.

Unlike many products containing PLLs, the CDCVF2505 does not require an external RC network. The loop filter for the PLLs is included on-chip, minimizing component count, space, and cost.

Because it is based on the PLL circuitry, the CDCVF2505 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN, and following any changes to the PLL reference.

The CDCVF2505 is characterized for operation from –40°C to 85°C.

产品特性

  • Phase-Lock Loop Clock Driver for Synchronous DRAM and General-Purpose Applications
  • Spread Spectrum Clock Compatible
  • Operating Frequency: 24 MHz to 200 MHz
  • Low Jitter (Cycle-cycle): <|150 ps| Over the Range 66 MHz–200 MHz
  • Distributes One Clock Input to One Bank of Five Outputs (CLKOUT Is Used to Tune the Input-Output Delay)
  • Three-States Outputs When There Is no Input Clock
  • Operates From Single 3.3-V Supply
  • Available in 8-Pin TSSOP and 8-Pin SOIC Packages
  • Consumes Less Than 100-µA (Typically) in Power Down Mode
  • Internal Feedback Loop Is Used to Synchronize the Outputs to the Input Clock
  • 25- On-Chip Series Damping Resistors
  • Integrated RC PLL Loop Filter Eliminates the Need for External Components

下面可能是您感兴趣的TI德州仪器公司SDR元器件
节约时间成本，提高采购效率，TI官网授权代理
TI公司|TI德州仪器|德州仪器TI公司代理商|TI芯片代理商
TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货
寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购