CY74FCT825T是TI公司的一款D类触发器产品，CY74FCT825T是具有三态输出的 8 位总线接口触发器，本页介绍了CY74FCT825T的产品说明、应用、特性等，并给出了与CY74FCT825T相关的TI元器件型号供参考。
CY74FCT825T - 具有三态输出的 8 位总线接口触发器 - D类触发器 - 触发器/锁存器/寄存器 - TI公司（Texas Instruments，德州仪器）
This bus-interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The CY74FCT825T is an 8-bit buffered register with all the CY74FCT823T controls, plus multiple enables (OE\1, OE\2, OE\3) to allow multiuser control of the interface, e.g., CS\, DMA, and RD/WR\. This device is ideal for use as an output port requiring high IOL/IOH.
This device is designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- Function, Pinout, and Drive Compatible With FCT, F Logic, and AM29825
- Reduced VOH (Typically = 3.3 V) Version of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- Ioff Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- 64-mA Output Sink Current 32-mA Output Source Current
- High-Speed Parallel Register With Positive-Edge-Triggered D-Type Flip-Flops
- Buffered Common Clock-Enable (EN\) and Asynchronous-Clear (CLR\) Inputs
- 3-State Outputs
