DS90C124 - 5-35MHz DC- 平衡 24 位 FPD 链接 II 解串器

DS90C124是TI德州仪器公司的一款FPD-LinkII串行器/解串器产品，DS90C124是5-35MHz DC- 平衡 24 位 FPD 链接 II 解串器，本站介绍了DS90C124的封装应用图解、特点和优点、功能等，并给出了与DS90C124相关的TI元器件型号供参考。

DS90C124 - 5-35MHz DC- 平衡 24 位 FPD 链接 II 解串器 - FPD-LinkII串行器/解串器 - 显示和成像串行器/解串器 - 德州仪器

产品描述

The DS90C241 and DS90C124 chipset translates a 24-bit parallel bus into a fully transparent data and control LVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 24-bit bus over PCB traces or over cable by eliminating the skew problems between parallel data and clock paths. It saves system cost by narrowing data paths, which in turn reduces PCB layers, cable width, and connector size and pins.

The DS90C241 and DS90C124 incorporate LVDS signaling on the high-speed I/O. LVDS provides a low-power and low-noise environment for reliably transferring data over a serial transmission path. By optimizing the serializer output edge rate for the operating frequency range, EMI is further reduced.

In addition, the device features pre-emphasis to boost signals over longer distances using lossy cables. Internal DC balanced encoding and decoding supports AC-coupled interconnects.

产品特性

5-MHz to 35-MHz clock embedded and DC-Balancing 24:1 and 1:24 data transmissions
User defined pre-emphasis driving ability through external resistor on LVDS outputs and capable to drive up to 10-meter shielded twisted-pair cable
User-selectable clock edge for parallel data on both transmitter and receiver
Internal DC balancing encode and decode – Supports AC-coupling interface with no external coding required
Individual power-down controls for both transmitter and receiver
Embedded clock CDR (clock and data recovery) on receiver and no external source of reference clock needed
All codes RDL (random data lock) to support live-pluggable applications
LOCK output flag to ensure data integrity at receiver side
Balanced TSETUP and THOLD between RCLK and RDATA on receiver side
PTO (progressive turn-on) LVCMOS outputs to reduce EMI and minimize SSO effects
All LVCMOS inputs and control pins have internal pulldown
On-chip filters for PLLs on transmitter and receiver
Temperature range –40°C to +105°C
Greater than 8-kV HBM ESD tolerant
Meets AEC-Q100 compliance
Power supply range 3.3V ± 10%
48-pin TQFP package

下面可能是您感兴趣的TI德州仪器公司FPD-LinkII串行器/解串器元器件

TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货

寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购