DS90CF564 - LVDS 18 位色彩平板显示 (FPD) 链接 - 65 MHz

DS90CF564是TI德州仪器公司的一款FlatLink/FPD-Link（用于LCD的LVDS）产品，DS90CF564是LVDS 18 位色彩平板显示 (FPD) 链接 - 65 MHz，本站介绍了DS90CF564的封装应用图解、特点和优点、功能等，并给出了与DS90CF564相关的TI元器件型号供参考。

DS90CF564 - LVDS 18 位色彩平板显示 (FPD) 链接 - 65 MHz - FlatLink/FPD-Link（用于LCD的LVDS） - 显示和成像串行器/解串器 - 德州仪器

产品描述

The DS90CF563 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CF564 receiver converts the LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 65 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per LVDS data channel. Using a 65 MHz clock, the data throughput is 171 Mbytes per second. These devices are offered with falling edge data strobes for convenient interface with a variety of graphics and LCD panel controllers.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

产品特性

20 to 65 MHz Shift Clk Support
Up to 171 Mbytes/s Bandwidth
Cable Size is Reduced to Save Cost
290 mV Swing LVDS Devices for Low EMI
Low Power CMOS Design (< 550 mW typ)
Power-down Mode Saves Power (< 0.25 mW)
PLL Requires No External Components
Low Profile 48-Lead TSSOP Package
Falling Edge Data Strobe
Compatible with TIA/EIA-644 LVDS Standard
Single Pixel Per Clock XGA (1024 x 768)
Supports VGA, SVGA, XGA and Higher
1.3 Gbps Throughput

下面可能是您感兴趣的TI德州仪器公司FlatLink/FPD-Link（用于LCD的LVDS）元器件

TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货

寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购