DS92001 - 3.3V B/LVDS-BLVDS 缓冲器

DS92001是TI德州仪器公司的一款多点LVDS(MLVDS/BLVDS/LVDM)产品，DS92001是3.3V B/LVDS-BLVDS 缓冲器，本站介绍了DS92001的封装应用图解、特点和优点、功能等，并给出了与DS92001相关的TI元器件型号供参考。

DS92001 - 3.3V B/LVDS-BLVDS 缓冲器 - 多点LVDS(MLVDS/BLVDS/LVDM) - LVDS/M-LVDS/ECL/CML - 德州仪器

产品描述

The DS92001 B/LVDS-BLVDS Buffer takes a BLVDS input signal and provides a BLVDS output signal. In many large systems, signals are distributed across backplanes. One of the limiting factors for system speed is the "stub length" or the distance between the transmission line and the unterminated receivers on individual cards. Although it is generally recognized that this distance should be as short as possible to maximize system performance, real-world packaging concerns often make it difficult to make the stubs as short as the designer would like.

The DS92001 has edge transitions optimized for multidrop backplanes where the switching frequency is in the 200 MHz range or less. The output edge rate is critical in some systems where long stubs may be present, and utilizing a slow transition allows for longer stub lengths.

The DS92001, available in the WSON package, will allow the receiver inputs to be placed very close to the main transmission line, thus improving system performance.

A wide input dynamic range allows the DS92001 to receive differential signals from LVPECL, CML as well as LVDS sources. This will allow the device to also fill the role of an LVPECL-BLVDS or CML-BLVDS translator.

产品特性

Single +3.3 V Supply
Receiver Inputs Accept LVDS/CML/LVPECL Signals
TRI-STATE Outputs
Receiver Input Threshold < ±100 mV
Fast Propagation Delay of 1.4 ns (typ)
Low Jitter 400 Mbps Fully Differential Data Path
Compatible with BLVDS 10-bit SerDes (40MHz)
Compatible with ANSI/TIA/EIA-644-A LVDS Standard
Available in SOIC and Space Saving WSON Package
Industrial Temperature Range

下面可能是您感兴趣的TI德州仪器公司多点LVDS(MLVDS/BLVDS/LVDM)元器件

TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货

寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购