DS92LV040A - 4 通道总线 LVDS 收发器

DS92LV040A是TI德州仪器公司的一款多点LVDS(MLVDS/BLVDS/LVDM)产品，DS92LV040A是4 通道总线 LVDS 收发器，本站介绍了DS92LV040A的封装应用图解、特点和优点、功能等，并给出了与DS92LV040A相关的TI元器件型号供参考。

DS92LV040A - 4 通道总线 LVDS 收发器 - 多点LVDS(MLVDS/BLVDS/LVDM) - LVDS/M-LVDS/ECL/CML - 德州仪器

产品描述

The DS92LV040A is one in a series of Bus LVDS transceivers designed specifically for high speed, low power backplane or cable interfaces. The device operates from a single 3.3V power supply and includes four differential line drivers and four receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3V LVTTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation while consuming minimal power and reducing EMI. In addition, the differential signaling provides common mode noise rejection greater than ±1V.

The receiver threshold is less than +0/−70 mV. The receiver translates the differential Bus LVDS to standard (LVTTL/LVCMOS) levels. (See the Applications Information Section for more details.)

产品特性

Bus LVDS Signaling
Propagation Delay: Driver 2.3ns max, Receiver 3.2ns max
Low power CMOS Design
100% Transition Time 1ns Driver Typical, 1.3ns Receiver Typical
High Signaling Rate Capability (above 155 Mbps)
0.1V to 2.3V Common Mode Range for VID = 200mV
70 mV Receiver Sensitivity
Supports Open and Terminated Failsafe on Port Pins
3.3V Operation
Glitch Free Power up/down (Driver & Receiver Disabled)
Light Bus Loading (5 pF typical) per Bus LVDS Load
Designed for Double Termination Applications
Balanced Output Impedance
Product Offered in 44 Pin WQFN Package
High Impedance Bus Pins on Power Off (VCC = 0V)

下面可能是您感兴趣的TI德州仪器公司多点LVDS(MLVDS/BLVDS/LVDM)元器件

TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货

寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购