TI,TI公司,TI代理商
TI(德州仪器)| TI产品型号搜索
专营TI元器件,强大的现货交付能力,解决您的采购难题
全流程提供TI现货供应链服务
当前位置:TI公司 > > TI芯片 >> LMK04011
LMK04011技术文档下载:
LMK04011技术文档产品手册下载
LMK04011 - 产品图解:
LMK04011-具有级联 PLL 的低噪声时钟抖动清洁器
承诺原装正品
专营TI,真正优化您的供应链
TI产品 - LMK04011介绍
LMK04011 - 具有级联 PLL 的低噪声时钟抖动清洁器

LMK04011是TI公司的一款双/级联PLL产品,LMK04011是具有级联 PLL 的低噪声时钟抖动清洁器,本页介绍了LMK04011的产品说明、应用、特性等,并给出了与LMK04011相关的TI元器件型号供参考。

LMK04011 - 具有级联 PLL 的低噪声时钟抖动清洁器 - 双/级联PLL - 时钟抖动消除器 - TI公司(Texas Instruments,德州仪器)

产品描述

The LMK04000 family of precision clock conditioners provides low-noise jitter cleaning, clock multiplication and distribution without the need for high-performance voltage controlled crystal oscillators (VCXO) module. Using a cascaded PLLatinum architecture combined with an external crystal and varactor diode, the LMK04000 family provides sub-200 femtosecond (fs) root mean square (RMS) jitter performance.

The cascaded architecture consists of two high-performance phase-locked loops (PLL), a low-noise crystal oscillator circuit, and a high-performance voltage controlled oscillator (VCO). The first PLL (PLL1) provides a low-noise jitter cleaner function while the second PLL (PLL2) performs the clock generation. PLL1 can be configured to either work with an external VCXO module or use the integrated crystal oscillator with an external crystal and a varactor diode. When used with a very narrow loop bandwidth, PLL1 uses the superior close-in phase noise (offsets below 50 kHz) of the VCXO module or the crystal to clean the input clock. The output of PLL1 is used as the clean input reference to PLL2 where it locks the integrated VCO. The loop bandwidth of PLL2 can be optimized to clean the far-out phase noise (offsets above 50 kHz) where the integrated VCO outperforms the VCXO module or crystal used in PLL1.

The LMK04000 family features dual redundant inputs, five differential outputs, and an optional default-clock upon power up. The input block is equipped with loss of signal detection and automatic or manual selection of the reference clock. Each clock output consists of a programmable divider, a phase synchronization circuit, a programmable delay, and an LVDS, LVPECL, or LVCMOS output buffer. The default startup clock is available on CLKout2 and it can be used to provide an initial clock for the field-programmable gate array (FPGA) or microcontroller that programs the jitter cleaner during the system power up sequence.

产品特性

  • Cascaded PLLatinum PLL Architecture
  • PLL1
  • Phase detector rate of up to 40 MHz
  • Integrated Low-Noise Crystal Oscillator Circuit
  • Dual redundant input reference clock with LOS
  • PLL2
  • Normalized [1 Hz] PLL noise floor of -224 dBc/Hz
  • Phase detector rate up to 100 MHz
  • Input frequency-doubler
  • Integrated Low-Noise VCO
  • Ultra-Low RMS Jitter Performance
  • 150 fs RMS jitter (12 kHz – 20 MHz)
  • 200 fs RMS jitter (100 Hz – 20 MHz)
  • LVPECL/2VPECL, LVDS, and LVCMOS outputs
  • Support clock rates up to 1080 MHz
  • Default Clock Output (CLKout2) at power up
  • Five dedicated channel divider and delay blocks
  • Pin compatible family of clocking devices
  • Industrial Temperature Range: -40 to 85 °C
  • 3.15 V to 3.45 V operation
  • Package: 48 pin LLP (7.0 x 7.0 x 0.8 mm)
  • Target Applications

  • Data Converter Clocking
  • Wireless Infrastructure
  • Networking, SONET/SDH, DSLAM
  • Medical
  • Military / Aerospace
  • Test and Measurement
  • Video
  • 下面可能是您感兴趣的TI公司双/级联PLL元器件
  • TPS75233-Q1 - 汽车类快速瞬态响应稳压器
  • ADS62PF49 - 双通道 250MSPS 反馈接收器 IC
  • TPA3117D2 - 15W 立体声无滤波器 D 类放大器
  • DS90LV110AT - 具有故障保护的 1 至 10 LVDS 数据/时钟分配器
  • TPS40101 - Midrange Input Synchronous Buck Controller
  • CD74HC259 - 高速 CMOS 逻辑 8 位可寻址锁存器
  • AM5728 - AM572x ES1.0 数据手册
  • TPS3307-18-EP - 增强强产品三路处理器监控器
  • TLV62565 - 采用 SOT23 封装的 1.5A 降压转换器
  • CD54HCT138 - 高速 CMOS 逻辑反向和同向 3 至 8 线路解码器多路解复用器
  • 节约时间成本,提高采购效率,TI官网授权代理
    TI公司|TI德州仪器|德州仪器TI公司代理商|TI芯片代理商
    TI公司产品现货专家,订购TI公司产品不限最低起订量,TI产品大陆现货即时发货,香港库存3-5天发货,海外库存7-10天发货
    寻找全球TI代理商现货货源 - TI公司(德州仪器)电子元件在线订购