These high-speed monolithic counters consist of four d-c coupled, master-slave flip-flops, which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (’196, ’LS196, ’S196) or a divide-by-two and a divide-by-eight counter (’197, ’LS197, ’S197). These four counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

All inputs are diode-clamped to minimize transmission-line effects and simplify system design. These circuits are compatible with most TTL logic families. Series 54, 54LS, and 54S circuits are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74, 74LS, and 74S circuits are characterized for operation from 0°C to 70°C.

• Performs BCD, Bi-Quinary, or Binary Counting
• Fully Programmable
• Fully Independent Clear Input
• Input Clamping Diodes Simplify System Design
• Output QA Maintains Full Fan-out Capability In Addition to Driving Clock-2 Input

• SN74F1056 - 8 位肖特基势垒二极管总线终端阵列
• SN75108A - 双路线路接收器
• UC1825-SP - 高速 PWM 控制器
• TCA9617B - TCA9617B 电平转换 I2C 总线中继器
• TPS62000-HT - 高温高效降压低功耗 DC-DC 转换器
• TPS22941 - 5.5V，0.08A，400mΩ，40mA 限流低电平有效负载开关
• ADC34J45 - ADC34J43 四通道 14 位 80 160 Msps 模数转换器
• ADS8331 - 2.7V-5.5V 16 位 500KSPS 低功耗串行 ADC
• TLV1171 - 1A 固定正电压低压降稳压器
• UC3833 - 精确低压降线性控制器