

- AMC1303M0510DWVR - 集成电路(IC) > 数据采集 > ADC/DAC - 特殊用途
- THVD1550DR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TMS320C6201GJL200 - 集成电路(IC) > 嵌入式 > DSP(数字信号处理器)
- LM25088MHX-2/NOPB - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- LM385M - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- MSP430F247TPMR - 集成电路(IC) > 嵌入式 > 微控制器
- NE555D - 集成电路(IC) > 时钟/定时 > 可编程定时器和振荡器
- DAC8218EVM - 开发板,套件,编程器 > 评估板 > 数模转换器(DAC)评估板
- SN75471P - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- LMH0202MTX/NOPB - 集成电路(IC) > 接口 > 专用
- TPA3137D2PWP - 集成电路(IC) > 线性 > 放大器 > 音频放大器
- UC1845W - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- SN74AHC594QWBQBRQ1 - 集成电路(IC) > 逻辑 > 移位寄存器
- TLC1541IN - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- LM4040C25IDBZR - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- 74ALVC162831DBBRE4 - 集成电路(IC) > 逻辑 > 锁存器
- LM393N/NOPB - 集成电路(IC) > 线性 > 比较器
- RI-TRP-RFOB-01 - 射频和无线 > RFID 应答器、标签
- SN74LVCR2245AGQNR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- OMAPL132EZWTA2R - 集成电路(IC) > 嵌入式 > 微处理器



SN54LS161A-SP - 同步 4 位计数器
SN54LS161A-SP是TI德州仪器公司的一款计数器/算术/奇偶校验功能产品,SN54LS161A-SP是同步 4 位计数器,本站介绍了SN54LS161A-SP的封装应用图解、特点和优点、功能等,并给出了与SN54LS161A-SP相关的TI元器件型号供参考。
SN54LS161A-SP - 同步 4 位计数器 - 计数器/算术/奇偶校验功能 - 特殊逻辑 - 德州仪器
These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The '160, '162, 'LS160A, 'LS162A, and 'S162 are decade counters and the '161, '163, 'LS161A, 'LS163A, and 'S163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters, however counting spikes may occur on the (RCO) ripple carry output. A buffered clock input triggers the four flip-flops on the rising edge of the clock input waveform.
These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input of the '160 thru '163 should be avoided when the clock is low if the enable inputs are high at or before the transition. This restriction is not applicable to the 'LS160A thru 'LS163A or 'S162 or 'S163. The clear function for the '160, '161, 'LS160A, and 'LS161A is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The clear function for the '162, '163, 'LS162A, 'LS163A, 'S162, and 'S163 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL). Low-to-high transitions at the clear input of the '162 and '163 should be avoided when the clock is low if the enable and load inputs are high at or before the transition.
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the QA output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low level transitions at the enable P or T inputs of the '160 thru '163 should occur only when the clock input is high. Transitions at the enable P or T inputs of the 'LS160A thru 'LS163A or 'S162 and 'S163 are allowed regardless of the level of the clock input.
'LS160A thru 'LS163A, 'S162 and 'S163 feature a fully independent clock circuit. Changes at control inputs (enable P or T, or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.
'160, '161, 'LS160A, 'LS161A … SYNCHRONOUS COUNTERS WITH DIRECT CLEAR '162, '163, 'LS162A, 'LS163A, 'S162, 'S163 … FULLY SYNCHRONOUS COUNTERS
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs
- DRV8412 - 6A 双路刷式直流或单路双极步进电机驱动器(PWM 控制器)
- ISO7341-Q1 - 可靠的 EMC 低功耗四通道数字隔离器
- UCC27518 - 4A/4A 单通道高速低侧栅极驱动器
- UCC27519 - 4A/4A 单通道高速低侧栅极驱动器
- SN74ALS161B - 同步 4 位二进制计数器
- LP2951-50 - Fixed/Adjustable 5V Micropower Voltage Regulator with Shutdown
- BQ24382 - 过压/过流保护 IC 和锂离子充电器前端保护 IC,具有 LDO 模式、10.5 OVP
- TLC7225 - 8 位 5us 四路 DAC 并行输入同步更新二进制输入编码
- MSP430F6458 - MSP430F563xA 混合信号微控制器
- UC2844 - 电流模式 PWM 控制器



